

Mod. + viele alle Wellen
87 05 25/P

I

19



Europäisches Patentamt
European Patent Office
Office européen des brevets



11 Publication number: **0 549 855 A2**

12

EUROPEAN PATENT APPLICATION

21 Application number: 92115676.6

51 Int. Cl.⁵: A61F 2/64, A61F 2/68

22 Date of filing: 12.09.92

30 Priority: 05.12.91 US 804264

43 Date of publication of application:
07.07.93 Bulletin 93/27

84 Designated Contracting States:
AT BE CH DE DK ES FR GB GR IE IT LI LU NL
PT SE

71 Applicant: Otto Bock Orthopädische Industrie
Besitz- und
Verwaltungs-Kommanditgesellschaft
Industriestrasse


W-3408 Duderstadt 1(DE)

72 Inventor: James, Kelvin B.
7955 - 98 Avenue
Edmonton, Alberta T6A 0B5(CA)

74 Representative: Gramm, Werner, Prof.
Dipl.-Ing. et al
Patentanwälte Gramm + Lins
Theodor-Heuss-Strasse 1
W-3300 Braunschweig (DE)

54 System for controlling artificial knee joint action in an above knee prosthesis.

57 This invention relates to an above knee prosthesis which employs a hydraulic damper to passively regulate the angular velocity or rotation of the artificial knee joint. A programmed microprocessor recognizes common gait patterns from information received from strain and knee angle sensors on the prosthesis. The microprocessor reacts at various transition points in the gait by activating a motor which in turn adjusts a valve assembly in the damper. The valve assembly is capable of variably and separately damping the knee joint motion in each of flexion and extension at the same time. Gait is improved because of the improved extent of control of knee action. In addition, distinct routines such as stair descending and sitting down can also be practised.



EP 0 549 855 A2

FIELD OF THE INVENTION

This invention provides a system for controlling the rotation of a knee joint of an above knee prosthesis. The system employs a microprocessor, responsive to lower leg strain and knee angle measurements
 5 originating from sensors on the prosthesis, to control a hydraulic damper through operation of a valve assembly associated with the damper, to thereby passively damp or resist the rotation of the artificial knee joint.

BACKGROUND OF THE INVENTION

10 As previously stated, the present invention is used with an artificial leg or prosthesis worn by an above knee amputee.

There are today about 50 different above knee prosthetic devices on the market. Many of these prostheses involve:

- 15 - a socket for receiving and engaging the stump of the user;
- a knee bracket rigidly connected to the socket;
- a frame extending down from the bracket and being pivotally connected to the bracket by a horizontal shaft, said bracket, shaft and frame together combining to form an artificial knee joint;
- a pylon and artificial foot connected to the base of the frame; and
- 20 - means for controlling the knee joint by locking it to prevent it from buckling under load in the stance phase of a step, and freeing it in the swing phase of the step.

Now, the biological or natural knee joint is powered by the actions of muscles. Muscle has two
 elements. One is the active force developed by contraction and the other is variable stiffness. It has not
 been feasible to duplicate muscle contraction in leg prosthetics, due to limitations arising from weight and
 25 bulk. As a result, research has focused on implementing stiffness into the knee joint. This has usually
 involved switching the knee joint between one of two modes: locked up or free to rotate.

In recent years, researchers have sought improvement in controlling the action of the artificial knee
 joint, as a way to improve gait and enable the amputee to better deal with certain distinct actions, such as
 descending stairs or lowering into a sitting position.

30 A relevant patent in this regard is French patent 2623-086-A. This patent teaches providing a strain
 gage sensor on the frame between the knee joint and foot, to measure load. The electronic signals from the
 sensor are transmitted to a microprocessor which monitors the load measurement. When the load signal
 indicates that the swing phase of the step is ending and load is being applied to the leg, the microprocessor
 causes a motor or electromagnet to lock up the knee joint. When the stance phase is complete, the
 35 microprocessor instructs the actuator to release the knee joint, so that it is free to pivot in the swing phase.

Another relevant prior art reference is Russian patent SU1333-333-A. This patent teaches using a
 sensor at the knee hinge, to measure knee angle. Means lock or free the knee hinge in response to the
 knee angle measurements.

Another relevant prior art device is known as the Henschke Mauch S-N-S system for controlling an
 40 above knee prosthesis. This system incorporates a linear hydraulic damper for resisting rotation of the knee
 joint at a single damping rate in the stance phase. The damping rate can be varied by manual adjustment.
 When the knee joint is fully extended, the damper assumes a non-resisting mode. Otherwise stated, the
 system lacks automatic variation of damping and incorporates only two states, namely high resistance to
 flexion in stance phase and free rotation in swing phase.

45 If a knee joint is looked at as a simple hinge, there are two separate actions which can occur. In
 "flexion", the knee joint rotates to enable the upper and lower leg segments to move closer together. In
 "extension" the knee joint rotates in the opposite direction, the leg segments move apart and the leg
 straightens. For an artificial knee joint to more closely simulate a biological knee joint, it is necessary that
 control or stiffness be applicable separately and variably in each of the flexion and extension modes. For
 50 example, it is desirable at the beginning of the stance (i.e. weight bearing) phase of the step to allow a
 small amount of knee flexion to occur and to then lock the knee against further downward flexion while
 simultaneously freeing the knee to extend as the leg straightens due to body action. So in the latter phase
 of this action, the knee joint is altered to being locked or stiff in flexion and free in extension, at the same
 time.

55 To applicant's knowledge, there is no artificial knee joint mechanism disclosed in the prior art which
 enables separate, simultaneous and automatic variable control of flexion and extension.

If such a mechanism could be devised, then a much more sophisticated control over the knee joint
 action could be implemented.

It is the object of the present invention to supply such a mechanism and to then incorporate it in an improved overall prosthesis.

SUMMARY OF THE INVENTION

The present invention relates to an on-board, computer-directed system adapted to provide improved automatic control of knee joint rotation in an above knee prosthesis (AKP) having upper and lower leg segments joined by the knee joint, said lower leg segment having a foot. In general, the system comprises:

- a linear, hydraulic damper which can separately and variably damping or resisting each of flexion and extension rotational movements of the knee joint;
- electronic sensing means for measuring each of AKP knee angle and lower leg strain (which are respectively indicative of the angle between the leg segments and the position of the center of gravity of the user's body relative to the AKP foot) and emitting signals indicative thereof;
- actuating means, such as a servo motor, for adjusting the damping means to vary the resistance to rotation of the knee joint in at least one of flexion and extension; and
- programmed computer means for receiving the emitted signals from the sensing means continuously establishing from said signals the state of the AKP in the course of a repetitive movement and activating the actuating means as required to vary damping to substantially simulate knee action. More particularly, the computer means is preferably adapted to do this by comparing the signals to stored threshold values which are indicative of pre-determined transition point between states of the AKP in the course of a movement, and, when the received signal values correlate with stored values, then causing the actuating means to vary damper resistance as required so that the AKP knee joint action substantially simulates natural knee action.

It will be noted that the invention involves separate variation of damping of AKP knee joint action in each of flexion and extension. "Damping" for this specification means resisting rotational movement of the knee joint. The resistance may be substantially complete, in which case the knee joint is substantially prevented from rotating in one or both of flexion and extension. The resistance may be partial, in which case the rate of rotation of the knee joint is restricted in one or both of flexion and extension. Or the resistance may be non-existent, in which case the knee joint is free to rotate in one or both of flexion and extension. Alternatively stated, the damper is adapted to control the rate of rotation of the knee joint in one or both of flexion and extension.

To enable such bi-directional damping, applicant has developed a novel damper incorporating a piston and means for controlling the piston. More particularly, the variable, linear, hydraulic damper comprises:

- a hollow closed cylinder filled with hydraulic fluid and having a cylindrical hollow piston adapted to slide longitudinally within the cylinder chamber;
- the piston preferably has axial rods extending from its ends, which rods project through sealed openings in the end walls of the cylinder. The piston further carries an exterior circumferential seal ring between its ends, for sealing against the side wall of the cylinder;
- a first aperture and check valve assembly, associated with a first end wall of the piston, enables fluid to enter the piston chamber from the first end of the cylinder chamber;
- a second aperture and check valve assembly, associated with the second end wall of the piston, allows fluid to enter the piston chamber from the second end of the cylinder chamber;
- a first pair of diametrically opposed ports extend through the piston side wall adjacent its first end, on one side of the seal ring;
- a second pair of diametrically opposed ports extend through the piston side wall adjacent its second end, on the other side of the seal ring;
- preferably, each first port is offset circumferentially from the second port on that side of the piston;
- preferably, each port is slit-like in configuration;
- a valve preferably extends into the cylinder and piston chambers and is adapted to progressively reduce or increase the effective area of the first (or flexion) ports available for fluid flow and separately progressively reduce or increase the area of the second (or extension) ports;
- most preferably the valve comprises a rotatable shaft extending into the piston chamber in parallel relation to the cylinder axis, said shaft carrying a pair of radially protruding, diametrically opposed lobes, each lobe being adapted to substantially seal against the inside surface of the piston side wall, each lobe further being adapted, when the shaft is rotated, to progressively cover or uncover the adjacent flexion and extension ports, to thereby separately and simultaneously control flow area through the flexion and extension ports.

In use, one rod of the piston is connected to one segment of the AKP and the far end of the cylinder is connected to the other segment. For purposes of this description, it is assumed that the upper push rod of the damper piston is pivotally connected to the upper leg segment of the AKP and the lower end of the cylinder is pivotally connected to the lower leg segment. Therefore, in flexion the damper will contract and thus the piston will be driven downwardly in the cylinder by body load. In extension, the damper lengthens and the piston is pulled upwardly by body action.

In the operation of the damper:

- If the valve is positioned to enable flexion and if the piston is forced downwardly, thereby pressurizing fluid in the lower end of the cylinder chamber, fluid will flow upwardly through the lower check valve and extension ports, if open, into the piston chamber and will leave the piston chamber through the upper flexion ports - fluid will not leave the piston chamber through the extension ports (if uncovered) because there is no significant fluid pressure differential between the lower end of the cylinder chamber and the piston chamber;
- If the valve is positioned to enable extension and if the piston is pulled upwardly, thereby pressurizing fluid in the upper end of the cylinder chamber, fluid will flow downwardly through the upper check valve and flexion ports, if open, into the piston chamber and will leave the piston chamber through the lower extension ports - again fluid will not leave the piston chamber through the flexion ports because there is no significant fluid pressure differential between the upper end of the cylinder chamber and the piston chamber.

It will be noted that the damper design is characterized by the following attributes:

- The valve can be adjusted to vary port areas and thus fluid flow rates to thereby vary resistance to knee joint rotation in either flexion or extension at the same time, thereby enabling variation of damping in both directions at the same time;
- Because the ports are provided in diametrically opposed pairs, the valve does not get pressed against one side of the piston wall under heavy load and therefore does not seize up or become difficult to move - thus a small motor and shaft can be used to control the damper, which contributes to the compactness and lightness of the unit;
- Because the damper is hydraulic, it is not significantly affected by wear and remains substantially consistent in its damping performance, thereby enabling the user to become accustomed to its "action" and to gain confidence in its performance. One could argue that the temperature of the hydraulic oil could vary and this would affect consistency of performance but this effect is minimized by using aircraft hydraulic fluid.

In a broad aspect, the damper design therefore involves providing:

- a pair of closed chambers (for example the two ends of the cylinder chamber);
- means (for example the piston and cylinder) connected to the leg segments and forming two passageways (for example each formed by a check valve assembly, the piston chamber and a pair of the ports), for moving or pumping fluid from one end chamber to the other through one of the passageways when the leg segments are moving together and through the other of the passageways when the leg segments are moving apart; and
- means (for example the valve and port assembly) for regulating the flow of fluid through each passageway.

In another aspect of the invention, advantage is taken of the repetitive nature of leg actions. If, for example, one is walking along a level surface, there are patterns of knee angle and lower leg strain measurements which do not change significantly from step to step. By monitoring the two sets of signals and timing, the computer software can determine the stage or state of AKP motion and can initiate appropriate changes in flexion and extension capability. If there is deviation from the regular pattern, such as stubbing the AKP toe in the course of swing phase, the software can detect this change and initiate corrective action.

Thus the system incorporates a method for controlling the knee joint of an AKP, which can be stated in the case of level walking as follows:

- storing, in a computer memory, threshold values of lower leg strain and knee angle, which values are indicative of the knee bending in stance phase, of anterior positioning of the center of gravity of body weight relative to the ankle or foot, and of swing phase, all in the course of a step along a level surface;
- continuously sensing lower leg strain and knee angle during use of the AKP and producing electronic signals corresponding thereto;
- comparing the signals against the stored threshold values and, when the signals substantially correlate with threshold values, actuating means for altering the rate of rotation of the knee joint in at least one

of flexion and extension to enable the knee joint to flex at about the beginning of stance phase, to lock the knee joint against flexion while enabling extension in the middle portion of stance phase, and to free the knee joint as it approaches the swing phase, thereby substantially simulating natural knee action; and

5 - repeating the foregoing repetitiously.

By combining the sensing means, the damper having means which can simultaneously and separately control flexion and extension and the software based on the profiles of repetitive motion, a knee joint system has been evolved which is characterized by closely controlled, predictable responses. This results in the user gaining confidence in the system which then manifests itself in the form of a longer and more rhythmic gait. The software can react similarly whether the gait is fast or slow. And the software can be "fine tuned" to the particular user to gain further compatibility or altered to modify the operation of the AKP. In addition, the system is adaptable to controlling the knee joint in the course of actions other than level walking, such as stair descent and sitting.

From the foregoing, it will be understood that the invention utilizes programmed computer means for receiving the emitted signals from the sensing means, continuously establishing from said signals the state of the AKP in the course of a movement and activating the actuating means to vary damping to substantially simulate natural knee action. More particularly, the programmed computer means is adapted to compare the emitted signals against stored threshold values indicative of transition points between states of a repetitive movement of the AKP and, when the signals substantially correlate with threshold values, to alter the rate of rotation of the knee joint in one or both of flex-on and extension. Preferably, the stored threshold values are selected from the group consisting of the absolute and derivative values of knee angle and the position of the center of gravity of the user's body relative to the AKP foot, the duration from the last transition point and the possible future states in the course of the movement.

The invention described can be thought of as a machine which reacts to the amputee's movements, thus improving gait. Confidence in the machine is necessary for the amputee to take full advantage of the machine's capabilities. This confidence is developed by ensuring that the machine reactions are reproducible, step after step.

In order to obtain consistent and reproducible reactions, the invention takes advantage of the reproducible mechanics of the prosthesis during normal walking. As previously stated, during each step the knee goes through a pattern of movement which is basically the same, step after step. Also reproducible from step to step are the strains on the frame of the AKP, developed by the weight of the amputee, and the angle changes of the knee joint.

The repetitive nature of the signals is an important aspect of the success of the invention. This allows the prosthesis to have consistent man/machine interactions. The prosthesis is a tool used by the amputee to perform different tasks. If the performance of this tool is predictable and reproducible, then user confidence is gained.

With the reactions occurring at the same time and in the same manner for each step, the amputee develops trust in the machine and is able to walk with a continuous fluid motion.

In summary, the invention works on the principle that each step can be divided into segments or states and that a machine reaction can be developed for each segment, thus improving gait. The division of the step is carried out by first obtaining information from the prosthesis, conditioning this information with electronics and analyzing it with software, and then implementing machine reaction by separately and simultaneously varying resistance to flexion and extension rotation of the knee joint.

45 DESCRIPTION OF THE DRAWINGS

Figure 1 is a block diagram showing the flow of information in the system;

Figure 2 is a perspective simplified view of the Hall effect sensor used for providing signals indicative of knee angle;

Figure 3 is a plot of knee angle sensor output versus knee joint rotation;

Figure 4 is a perspective view of the prosthesis in exploded form;

Figure 4A is a perspective view of the prosthesis in assembled form;

Figure 5 is a plot of strain sensor output versus strain or load on the prosthesis;

Figure 6 is a diagram showing the states in level walking, with the appropriate state conditions shown;

Figure 6a is a diagram showing the states in level walking and correlating them with leg action, piston position and valve position;

Figure 7 is a plot showing the relationship between knee angle and strain (ankle bending moment or load) signals, related to the states, for level walking;

Figure 7a is a diagram showing the states in stair descent and correlating them with leg action, piston position and valve position;

Figure 8 is a diagram showing the states in sitting down, with the appropriate state conditions shown;

Figure 8a is a diagram showing the states in sitting down and correlating them with leg action, piston position and valve position;

Figure 9 is a plot showing the relationship between knee angle and strain signals, related to the states, for sitting down;

Figure 10 is a diagram showing the states in stair descent, with the appropriate state conditions shown;

Figure 11 is a plot showing the relationship between knee angle and strain signals, related to the states, for stair descent;

Figure 12 is a comprehensive diagram showing the states and conditions for the various modes of action;

Figure 12a is a comprehensive diagram corresponding with Figure 12 and showing the various body actions;

Figures 13 and 14 are simplified sectional side views showing the piston and cylinder in flexion and extension modes;

Figure 15 is a simplified end view of the internals of the piston;

Figures 16 - 24 are views similar to Figure 15, showing the valve in various positions;

Figure 25 is a side sectional view of the cylinder and piston;

Figure 26 is an overall circuit diagram of the system;

Figure 27 is a diagram of the communication circuit;

Figure 28 is a diagram of the microprocessor chip;

Figure 29 is a diagram of the voltage references and regulator for the analog to digital convertor located on the microprocessor chip;

Figure 30 is a diagram of the conditioning electronics for the Hall effect sensor;

Figure 31 is a diagram of the conditioning electronics for the strain sensor;

Figure 32 is a diagram of the conditioning electronics for low battery detection;

Figure 33 is a flow chart of the software and Figure 34 is an interrupt service routine which is activated every 20 milliseconds; and

Figure 35 is a perspective view showing strain gauge positioning on the base of the frame.

DESCRIPTION OF THE PREFERRED EMBODIMENT

Having reference to Figures 4a and 4b, the prosthesis A comprises a suction socket 1 which is custom fabricated to closely fit the stump of the amputee and to cling to it by suction. An adjusting plate 2 is attached to the base of the socket 1. A knee bracket 3 is secured by screws to the adjusting plate 2. The knee bracket 3 has apertured shaft supports 3a, 3b for receiving, supporting and affixing the main knee joint shaft 9 and the damper shaft 15 respectively. A frame 4, having a bearing 4a at its upper end, is rotatively mounted to the knee bracket 3 by the main shaft 9, which extends through the bearing 4a. The frame 4 is therefore free to rotate or pivot on the fixed main shaft 9. At its lower end, the frame 4 forms a rectangular socket member 4b for receiving a rectangular block 7a which is clamped to the upper end of the foot pylon 7. Screws secure the pylon block 7a to the frame socket member 4b. A foot 8 is secured to the lower end of the pylon 7.

An upper bearing housing 12 is mounted for rotation on the damper shaft 15. The damper shaft 15 is located to the rear of the main knee joint shaft 9, so that the shaft 15 and upper bearing housing 12 follow an arc relative to the shaft 9 when the knee bracket 3 rotates or pivots.

A Hall effect sensor 13, shown in Figure 2, is provided to monitor the change in knee angle or knee joint rotation. The sensor 13 used is available from Sprague Electronics and is designated as model UGN-3503U. This sensor 13 comprises a ring magnet 11, which is fixed to the stationary damper shaft 15 of the knee bracket 3 by a ring magnet keeper 10. The sensor 13 further comprises a Hall effect transducer 13a, which is located in the rotatable upper bearing housing 12 and which is positioned facing the ring magnet 11. As knee joint rotation occurs, the bearing housing 12 moves around the damper shaft 15, causing the transducer 13a to move relative to the ring magnet 11.

The transducer 13a has a voltage output which is dependent on the magnet flux intensity (north or south pole) directly before it. Therefore, as the knee joint rotates, the output of transducer 13a changes. The signal from the linear Hall effect transducer is amplified to produce .5 volt with a knee joint extended fully and 4.5 volts with the knee joint flexed fully. Included in the circuit is a gain adjustment and an offset control. Stated otherwise, the signal of the transducer 13a is lowest when the knee is straight and increases

as the knee is bent. Figure 3 shows a typical sensor voltage output with respect to knee angle after amplification.

The forces on the foot 8 are established by measuring the strain of the frame 4. This is done using foil strain gauges 6 available from Micro Measurements Group Inc., Raleigh, North Carolina under designation CEA - 06 - 062 UW-350. Four gauges 6 are used, two at the front and two at the rear of the frame 4, located between the frame apertures 101 and the base of the frame 4, to measure and differentiate between load on the heel and load on the toe of the foot 8. Stated otherwise, the strain measurement provides an indication as to whether the user body center of gravity is in the anterior, centred or posterior position relative to the AKP foot. The four gauges are wired in a wheatstone bridge configuration to produce an electric signal which changes proportionally with strain. The wheatstone bridge configuration is a standard arrangement for determining the resistance change of strain gauges. The output of the bridge is amplified by a differential instrumentation amplifier 126 to produce an output signal of .5 volts when the heel is loaded fully and 4.5 volts when the toe is loaded fully. No load or similar load on the toe and heel produces 2.5 volts. Included in the circuit is gain adjustment and an offset adjustment. Figure 6 shows a typical voltage output of the bridge with respect to foot loading after the signal is amplified. It will be noted that the load signal decreases as the heel is loaded and increases as the toe is loaded.

A servo motor bracket 14 is secured to the base of the bearing housing 12. A servo motor 16 is mounted within the bracket 14. The motor used is available from Airtronics Ltd. under designation 94737.

An upper spring retainer 17 is mounted on the base of the servo motor bracket 14, for a purpose to be described.

A damper B is positioned between the servo motor bracket 14 and the base of the frame 4.

The damper B comprises a hollow cylinder 26, which is externally threaded. A lower spring mount ring 27 is threaded onto the outside surface of the cylinder 26, for a purpose explained below. A lower bearing mount ring 29 is also adjustably threaded onto the outside surface of the cylinder 26, at its lower end. The ring 29 has radially extending threaded bores 100, normal to its central axis, which fit lower bearing pins 5 which are threaded through apertures 101 in the base of the frame 4. Thus the base of the cylinder 26 is pivotally coupled to the base of the frame 4 by threading the pins 5 into the bores 100 of the ring 29. A lock ring 28, threaded onto the external surface of the cylinder 26, is tightened against the ring 29 to lock it in place.

A lower cap 30 fits into the bore 102 of the cylinder 26 at its lower end and closes the bore. The lower cap 30 is held in place by a snap ring 103. The lower cap 30 carries a circumferential O-ring 104, for sealing against the side wall 105 of the cylinder 26. An aperture 106 is formed through the cap 30. An O-ring 107 is mounted in this aperture 106, sealing around the dummy push rod 25 of a piston 24.

At its upper end, the cylinder 26 has an upper cap 21 which fits into the cylinder bore 102 and is held in place by a snap ring 108. The upper cap 21 also carries a circumferential O-ring 109, for sealing against the side wall 105 of the cylinder 26. An aperture 110 is formed through the cap 21. An O-ring 111 is mounted in this aperture 110, for sealing around the push rod 22 of the piston 24.

The hollow cylindrical piston 24 is positioned in the cylinder bore 102. The piston 24 comprises an open-ended drum 112 having upper and lower end caps 113, 114 screwed thereinto. A push rod 22 extends upwardly from the upper end cap 113, through the sealed aperture 110 in the cylinder cap 21, and is secured to the servo motor housing 14. From the foregoing, it will be noted that the bearing housing 12, servo motor housing 14 and push rod 22 form a train of components connected to the damper shaft 15 and bracket plate 3. Thus as the socket 1 pivots about the main shaft 9, this rotational movement is converted into linear movement of the push rod 22 and piston 24.

A tubular spring 18 extends concentrically around the cylinder 26 between the upper spring retainer 17 and lower spring mount ring 27, for assisting the assembly to increase rate of knee extension during the swing phase of gait. This is useful in enabling increased speed of gait.

The piston 24 and cylinder 26 are shown in simplified form in Figures 13 and 14, with the fluid flows identified by arrows in each of flexion and extension.

The cylinder 26 is a closed or sealed unit and it is filled with hydraulic fluid. The piston 24 carries an external circumferential ring seal 115 for sealing against the side wall 105 of the cylinder 26.

The upper cap 113 of the piston 24 has an aperture 116 opening into the piston chamber 117. A spring-loaded one way check valve 118 controls the aperture 116 and allows pressurized hydraulic fluid to move downwardly from the upper end of the cylinder chamber 119 into the piston chamber 117.

The lower cap 114 of the piston 24 has an aperture 120 opening into the piston chamber 117. A spring-loaded one way check valve 121 controls the aperture 120 and allows pressurized fluid to move upwardly from the lower end of the cylinder chamber 119 into the piston chamber 117.

The check valves used are available from the Lee Company, Westbrook, Connecticut, under designation CKFA 2506205A.

A first pair of diametrically opposed flexion ports 122 extend through the piston side wall 123 at a point above the piston circumferential seal 115. A second pair of diametrically opposed extension ports 124 extend through the piston side wall 123 at a point below the circumferential seal 115.

From the foregoing and having reference to Figure 13, when body weight acts downwardly on the push rod 22 and piston 24, with the flexion ports 122 open, hydraulic fluid may flow upwardly from the lower end of the cylinder chamber 119, through the lower check valve 121 into the piston chamber 117, out of the piston chamber through the flexion ports 122 and into the upper end of the cylinder chamber 119. Therefore, as long as the flexion ports 122 are open, the piston 24 may move downwardly, the damper B may contract and flexion of the knee joint may occur. If the flexion ports 122 are only partly open, there is damping or resistance to the knee rotation in flexion. If the flexion ports 122 are closed, the piston 24 is prevented from moving downwardly and the knee joint is locked against flexion.

Similarly, having reference to Figure 14, when the push rod 22 and piston 24 are pulled upwardly, with the extension ports 124 open, pressurized hydraulic fluid may flow downwardly from the upper end of the cylinder chamber 119, through the upper check valve 118 into the piston chamber 117, out of the piston chamber through the extension ports 124 and into the lower end of the cylinder chamber 119. Therefore, as long as the extension ports 124 are open, the piston 24 may move upwardly, the damper B may extend and extension of the knee joint may occur. If the extension ports 124 are only partly open, there is damping or resistance to knee extension. If the ports 124 are closed, the piston 24 is prevented from moving upwardly and the knee joint is substantially locked against extension.

As previously stated, restriction of the fluid flow through the ports reduces the flow of fluid through the hollow piston, thereby controlling the rate of movement of the piston.

The rate of flow of the fluid is controlled by an adjustable rotatable valve 23. This valve 23 is illustrated in Figures 4, 4b and 16 - 24. It comprises a shaft or rod 36 carrying a pair of lobes 125. The rod 36 extends axially and centrally into the piston chamber 117. It further extends upwardly through a bore 126 in the push rod 22 and is drivably connected with the servo motor 16 housed in the bracket 14.

The lobes 125 extend radially from the rod 36, substantially seal against the inside surface of the piston side wall 123 and each is adapted to extend vertically across both the upper flexion port 122 and the lower extension port 124 on one side of the piston 24.

The associated ports 122, 124 on each side of the piston 24 are circumferentially offset, as shown in Figures 16 - 24. Stated otherwise, the lower extension port 124 begins approximately where the upper flexion port 122 ends. The ports 122, 124 are narrow elongate horizontal slits. Typically they might have a length of .25 inches and width of .02 inches.

Therefore, there is a progressive nature to the reduction and subsequent increase in open area of a port as the valve lobe moves across it on a rotational travel. This of course affects the rate of fluid flow through the piston chamber 117 and determines the relative damping or resistance to rotation experienced by the knee joint.

By circumferentially offsetting the associated pair of upper and lower ports, there is a sequential and separate nature to the opening and closing of flexion and extension ports.

Stated otherwise, and as shown in Figures 16 - 24, the flexion and extension ports of an associated pair of ports on one side of the piston:

- can each be separately progressively opened or closed; or
- each can be separately fully opened or closed; or
- one can be fully closed while the other is progressively closed; or
- both can be fully closed,

and all of the foregoing can be accomplished with a single motor and valve, thereby assisting in achieving compactness and low weight.

The rotation of the inner valve 23 is determined by the software controlling a microprocessor 32, which in turn controls the servo motor 16.

Each step or movement of the prosthesis has been divided into segments (states), dependent on comparison of the incoming sensor signals and preset threshold values. Held in the memory of the microprocessor is a position signal for the inner valve 23. With each change from state to state the inner valve 23 position is altered, thus achieving a different knee joint control. For example, referring to Figure 6A, state No. 1, the initial portion of stance phase, the inner valve 23 is set to allow fluid to escape from the flexion ports 122 and consequently the knee joint can bend as the amputee applies weight. The programmed computer monitors the increasing knee angle and when it reaches the stored threshold value that indicates that the knee has bent to the predetermined angle initiating state No. 2, then the position of

the inner valve 23 is altered to completely restrict fluid flow from the flexion ports 122 and allow flow from the extension ports 124. This stops further knee joint bending and allows extension.

The above example illustrates that the assembly can have different control parameters depending on the direction of knee joint rotation (i.e. locked in flexion and allow extension). The fluid passes through separate ports for each of the two directions of knee movement. Therefore, if the flexion and extension ports are restricted independently of each other, the control of the rate of piston movement can be different for each direction.

The Figures 16 - 24 show discrete positions for the inner valve 23. In fact the positioning of the inner valve can be set at any position from 0 to 100 degrees, thus obtaining virtually an infinite range of knee joint damping. This is desirable for "tuning" the leg in activities such as stair descending, where the rate of descent must appeal to the amputee.

The microprocessor 32 used is available from Motorola Semiconductors Ltd. under designation XC 68 HC 811 E2 FN. This is an 8 bit processor having 2K of memory, 8 analog to digital convertors, and 8 digital inputs. The chip is about 1" x 1" and there is no need for any other peripheral chips, thereby allowing it to fit into a small package within the prosthesis A.

The knee angle and load sensor signals are amplified and then fed directly into the microprocessor 32. The amplifiers 126, 127 used for knee angle and load signal conditioning are available from Texas Instruments under designations TLC 272 and TLC 274 respectively.

As shown, the amplifiers 126, 127 and microprocessor 32 are mounted on a circuit board 20 and are enclosed together with a battery 34 (Motorola SNN 4038A) and battery holder 33 in a shell 19 which is secured to the frame 4.

SOFTWARE

The software is set forth in the flow chart and attached Appendix.

Due to the similarities of the sensor information during the course of each step from one step to another (repetitiveness) it is possible to determine the amplitude of each of the two signals at transition points during each step. These transition points are important times when the damping of the knee joint should be altered to allow the amputee to walk. The transition points are detected by the processor 32 by comparing the predetermined "threshold" values, stored in memory, with the real signals from the prosthesis A and cycling through the transition points as they occur. As long as the amputee continues to produce signals as expected, the processor can keep track of the cycle.

With this type of software in operation the hydraulic damper B can be adjusted as each transition point occurs, to a new position which was predetermined during fitting.

This system can therefore determine the position of the prosthesis A during the course of each step and apply an appropriate damping coefficient to the knee joint. Furthermore it is possible to detect whether the amputee is walking on level ground, down stairs, sitting down or has encountered a dangerous situation such as the toe of the prosthesis hitting the ground during swing phase (toe stubbing).

Level Ground

Figure 6A illustrates the point. Each of the numbered circles are referred to as states. The processor always begins in state #1 where the step begins. As the amputee applies weight to the prosthesis A the knee joint begins to bend. This increases the knee angle signal which is continuously being compared to a preset threshold value and as it equals or exceeds the threshold value the processor cycles to state #2. The hydraulic damper setting is altered at the transition point to predetermined settings to allow knee flexion while in state #1 and to lock knee flexion while in state #2.

During state #1 the damper's function is to damp knee flexion and simultaneously allow knee extension and during state #2 to lock knee flexion and simultaneously allow but damp knee extension. Note that the flexion damping has gone from a damped setting to a locked setting independent of the damped knee extension setting. This design allows the amputee to straighten the knee during state #2 even though the knee flexion is still locked.

The damped setting is required to control the rate of knee extension as the amputee proceeds. If a free extension setting was chosen the knee would "snap" straight giving the amputee a noticeably abnormal gait.

The initial knee flexion after heel contact and the straightening of the knee is found in normal gait patterns and is referred to as "knee bounce".

The exact mechanics as to how the hydraulic damper functions is shown in Figure 6A beside each numbered circle.

Figures 6 and 7 show the rules used for the comparison and the actual values of the output of the sensors expected for one step. Following through the step it can be seen that the transition from state #1 to state #2 occurs as the knee angle signal in Figure 7 increases.

The graph shows that knee flexion stops shortly after the transition to state #2. The time delay is the time required for the damper to change.

As the amputee proceeds through the step the next important event is swing phase (time while the foot 8 is off the ground). Indication of the oncoming swing phase can be detected by continuously monitoring the load signal and comparing it to a predetermined value.

As the centre of gravity of the amputee pass over the foot, weight is applied to the toe. The increase in the load signal causes the processor to switch to state #3 as soon as the load signal is equal to or exceeds the predetermined threshold value. The damper is commanded to unlock the knee joint, thus allowing the amputee to initiate swing phase when ready.

The entire swing phase is tracked by the processor. The transition to state #4 occurs when the knee signal increases past a preset threshold value as the knee joint flexes during the initial portion of swing phase.

After state #4 the strain or load signal is ignored and the processor monitors the first derivative of knee angle. The derivative is an indication of the speed and direction of the knee rotation. As the knee joint reaches the maximum flexion during swing the derivative becomes zero and detection of this produces a switch to state #5. Note that the same command for the damper is maintained throughout states #3-4-5, that is, free flexion and free extension which allows swing phase to be completed.

Completion of the swing phase is detected when the knee angle signal decreases past a preset threshold value to indicate that the knee joint has extended back to the straight position. The processor switches to state #1 and the entire process is repeated as long as the amputee continues to walk on level ground.

Emergency Swing Phase Recovery (Stubbing the Toe)

The normal repetitive pattern of knee angle and strain information causes the processor to cycle through state #'s 1-2-3-4-5-1 (see Figures 6 & 7). When the toe of the prosthesis has contacted an obstacle during the swing phase the pattern is different. The pattern is now 1-2-3-4-5-6-1. After state #5 the processor monitors the knee angle derivative information and switches to state #6 if the first derivative has become positive, indicating that the knee is no longer extending but is now flexing (i.e. the obstacle has interrupted the normal velocity of the knee extension). During state #6 the damper is instructed to lock the flexion of the knee joint.

Additional state changes exist for the level walking diagram. Circumduction is the completion of the swing phase without flexing the knee joint. This is done by swinging the limb sideways in an arc to clear the ground instead of flexing the knee. Without the flexion of the knee during the swing phase the processor would switch from state #'s 1-2-3 and stop. This problem is alleviated by measuring the time that the processor is in state #3 and if the knee has not been flexed in a predetermined amount of time the processor switches back to state #1 regardless of any inputs.

Sit Down Mode

During the daily events there are times when the amputee is sitting for an extended period of time. The knee joint of the prosthesis should be in an unlocked position for this time in order for the amputee to position the leg in any desired position. For instance he may wish to have it flexed to place the foot under a chair, or in a right angle position to sit upright, or in a partially flexed position for sitting in a car. The positioning is done by manipulating the prosthesis usually with the hands or the contralateral (other) foot.

Sitting is accomplished by training the amputee to perform a certain move to instruct the processor of the attempt to sit down. Figures 8A and 8 show the cycle of states for sitting down. Figure 9 shows the change in signals for a typical sit down motion. Initially the processor will be residing in state #1. The amputee leans backward which increases the load on the heel of the prosthesis and begins to flex the knee joint. The processor switches from state #1 to state #2 as the knee signal passes a preset threshold value (see state change on Figure 9).

The load on the heel decreases the load signal past a preset threshold value and the processor switches to state #7. As soon as the processor switches to state #7, a timer starts and measures the time

which the load is present on the heel. After 1/3 of a second the processor switches to state #8 which commands the damper to allow knee joint flexion. The amputee bears weight on the prosthesis and descends to the chair at a controlled rate. Measurement of time is again made and the processor switches to state #9 after 3/4 seconds. This commands the damper to be free in both flexion and extension of the knee joint, allowing the amputee to manipulate the leg to be comfortable in the seated position. The processor will remain in state #9 until the knee joint is extended to the straight position thus decreasing the knee angle signal past a threshold value at which the processor switches to state #1.

Stair Descending

The usual method for an amputee to descend stairs is to use only his good leg to lower his body weight down each stair until his prosthesis contacts the next stair. He then repeats the motion again using the good leg. The prosthesis is not used at all and the descent is "one stair at a time".

The second method is for the more agile amputee and consists of the normal "step over step" approach but doing so with the knee having uncontrolled descent as his weight flexes the knee (jack knifing).

The present invention incorporates a method of first detecting the fact that the amputee is about to descend a step and then offering a controlled rate of descent.

In order to initiate the descending of stairs, the processor must receive the appropriate signals from the user. This is done by placing the heel of the prosthesis on the edge of the stair and applying weight. Similar to level walking the first state change is from state #1 to state #2 as the knee begins to flex (see above). At this point the load signal decreases (heel loading) and the processor switches to state #7 and then to state #10 as the load reaches a preset threshold value (see Figures 10 & 11).

Note that the amount of weight placed on the heel by the user determines whether the processor stops at state #7 (detects "sit-down") or continues to state #10 (detects "stairs"). The user is trained to apply the appropriate weight to instruct the processor correctly.

A timer is started when the processor switches to state #10. As long as the user maintains the load for 1/2 second the processor will then switch to state #11. During state #11 the damper is commanded to damp the flexion of the knee joint and allow extension. This damping is similar to the hydraulic control unit on a door. The rate at which the door can swing is controlled by the hydraulic fluid within the cylinder. For the knee this damping is preset dependent on the wishes of the user. Some like to descend stairs at a slow rate while others prefer a fast descent.

At completion of each stair the user descends the next step on his contralateral (other) limb. During this time the processor is waiting for the knee joint to extend during the swing phase. The extension reduces the knee signal past a preset threshold value and the processor switches to state #12. The damper is commanded to lock flexion and allow extension. The user again places the heel on the next stair and repeats the sequence 7-10-11-12 for each step. Note that the processor does not return to state #1 after each step. This is due to the lack of a complete extension of the leg prior to the next step.

Once the flight of stairs has been completed, the knee joint is extended to the straight position and the processor switches to state #1 as the knee angle is reduced to a preset threshold value. The choice between stairs, sit down or level walking is now available.

Figure 12 shows all of the states grouped together. At the beginning of each step the software detects whether the amputee is proceeding on level ground (state #'s 1-2-3-4-5-1), has stubbed the toe during a step on level ground (1-2-3-4-5-6-1), is sitting down (1-2-7-8-9-1) or is descending stairs (1-2-7-10-11-12).

The amputee need not push any buttons or turn any levers to instruct the processor to change functions for different terrains. Detection is automatically done in real time dependent on the movements of the amputee.

Additional features of the state diagram include a battery life saver. If the amputee stops for more than 3 seconds in states 1, 2 or 9 the processor stops powering the control motor and goes to a shutdown state.

A low battery warning beeper signals the user that battery replacement is required. In the event that the battery is completely depleted the damper is commanded to damp flexion and free extension prior to complete loss of power. This allows the amputee to still bear weight on the leg without excessive knee flexion until a charged battery is placed in leg. As the flexion is damped the swing phase must be accomplished by circumduction during this time.

APPENDIX

39
40
41 ;***** text formats *****
42 ;ALLCAPS: main entry point or CONSTANTs
5 43 ;lower: local labels
44 ;Mixed Rem variables
45 ;name. subr
;NAME: main commands dispatched

10

15

20

25

30

35

40

45

50

55

```

46 ; generally a blank line follows changes in flow, or logical thought,
47 ; or before entry points.
48 ;*****
49
5 50 ;External addresses in current knee controller 5/88
51 ;Using EVM board defaults to simplify debugging
52 ;MC8 has RAM 0-7fff, ROM 8000-ffff, DACs ffff0-ffff
53 ;    RAM    $0000 - $00FF    256 bytes or 512 in E9 chip
54 ;    REGS   $1000 - $10FF    $8000 in MC8 IF needed
55 ;    EEPROM $B800 - $B7FF    512 bytes
10 56 ;    EPROM  $F000 - $FFFF    4k 2732 external
57 ;    EPROM  $D000 - $FFFF    12k in 68HC711E9
58 ;    EEPROM $F800 - $FFFF    2k in -A2/E2 cpus
59 ;    DACS   $FFFF0 - $FFFF    only 8 active, addr wraps.
60 ;*****
61
15 62 0000 RS    equ $0000    ;Ram starts here
63 00FF TOS   equ RS+$FF    ;Top Of Stack for -A1 (256 bytes)
64 1000 REG   equ $1000    ;Registers sit here
65
66 ;9/02/90, to use EVM for development
67 ;can't load EVM EEPROM @ $B800 directly with S records so we're stuck here
20 68 0001 CHIPA2 equ 1    ;if using -A2/E2 for code
69
70 [01]      ;if not -A2/E2
71 EE        equ $B800    ;EEPROM starts here in -A1/E9 version
72 EES       equ $F800    ;Rules stored here for 1st time up.
73 ;Bootup copies to EE if difference in 1st 2 bytes detected (date).
74 ROM       equ $F900    ; 2732 starts @ $0F000, 2764 @ $0E000 -A2 @ F800
25 75 [01]      ;in a 2k EEPROM device we have...
76
77 F800      EE        equ $F800    ;EEPROM starts here in -A2 version in Single Chip mode
78
79 F900      ROM       equ $F900    ;start code here in single chip mode
80
30 80 ;EE        equ $E800    ;EEPROM set here in -A2 version in Expanded mode.
81 ;ROM       equ $E900    ;start code here in Expanded mode
82
83 F800      EES       equ EE        ;both in same place in -A2's
84 [00]      endif
85 ;*****
35 86 ;***** cpu def'ns. Uses REG value defined above or defaults to $1000 IFNDEF
87 ;    INCLUDE d:\e6811\rule\asm\6811reg.asm
88 0000      INCLUDE \A6811\6811REG.ASM
89 ;.LIST 0
90 ;01/28/91
91 [01]      ;ifnif REG        ;default if not defined elsewhere
40 92 REG     equ $1000
93 [00]      endif
94 ;**** 6811 CPU I/O PORTS
95 1000      PORTA     equ REG+$00    ;Port A & Timer Funcs
96 1002      PIOC      equ REG+$02    ;port dir/atbs control
97 1003      PORTC     equ REG+$03    ;Port C I/O
45 98 1004      PORTB     equ REG+$04    ;Port B Out
99 1005      PORTCL    equ REG+$05    ;Port C Latched in
100 1007      DDRC      equ REG+$07    ;Data DiR port C
101 1008      PORTD     equ REG+$08    ;Port D

```

```

102    1009    DDRO    equ REG + $09    ;Data DiR port D
103    100A    PORTE   equ REG + $0A    ;Port E for digital in on A/D
104
105    ;**** TIMER / COMPARE REGS
5      106    100B    CFORC   equ REG + $0B    ;Compare force reg
107    100C    OC1M    equ REG + $0C    ;OC1 action Mask
108    100D    OC1D    equ REG + $0D    ;OC1 Data
109    100E    TCNT    equ REG + $0E    ;Timer Counter reg
110    1010    TIC1    equ REG + $10    ;Input Capture 1
111    1012    TIC2    equ REG + $12    ;IC2
112    1014    TIC3    equ REG + $14    ;IC3
10     113    1016    TOC1    equ REG + $16    ;Output Compare 1
114    1018    TOC2    equ REG + $18    ;OC2
115    101A    TOC3    equ REG + $1A    ;OC3
116    101C    TOC4    equ REG + $1C    ;OC4
117    101E    TOC5    equ REG + $1E    ;OC5
118    1020    TCTL1   equ REG + $20    ;Timer Control Reg 1
15     119    1021    TCTL2   equ REG + $21    ;TC reg 2
120    1022    TMSK1   equ REG + $22    ;Timer MaSK interrupt reg 1
121    1023    TFLG1   equ REG + $23    ;Timer FLaG int reg 1
122    1024    TMSK2   equ REG + $24    ;Timer MaSK int reg 2
123    1025    TFLG2   equ REG + $25    ;Timer FLaG int reg 2
124    1026    PACTL   equ REG + $26    ;Pulse Acc ConTroL reg
20     125    1027    PACNT   equ REG + $27    ;PA CouNT
126
127    ;**** SPI PORT
128    1028    SPCR    equ REG + $28    ;SPI control reg
129    1029    SPSR    equ REG + $29    ;SPI status
130    102A    SPDR    equ REG + $2A    ;SPI data
131
25     132    ;**** SERIAL COMMUNICATION INTERFACE REGS
133    102B    BAUD    equ REG + $2B    ;baud rate register
134    102C    SCCR1   equ REG + $2C    ;SCI control register 1
135    102D    SCCR2   equ REG + $2D    ;SCI register 2
136    102E    SCSR    equ REG + $2E    ;SCI status register
137    102F    SCDR    equ REG + $2F    ;serial communications data register
138
30     139    ;**** A/D REGS ****
140    1030    ADCTL   equ REG + $30    ;A to D control register
141    1031    ADR1    equ REG + $31    ;A/D results
142    1032    ADR2    equ REG + $32
143    1033    ADR3    equ REG + $33
144    1034    ADR4    equ REG + $34
35     145
146
147    ;**** CPU CONTROL REGISTERS
148    1035    BPROT   equ REG + $35    ;Block protect in -E8 flavour
149    1039    OPTION  equ REG + $39    ;system configuration options
150    103A    COPRST  equ REG + $3A    ;COP arm/reset
151    103B    PPROG   equ REG + $3B    ;EEPROM Control
40     152    103C    HPRI0   equ REG + $3C    ;highest priority 1-bit interrupt and misc.
153    103D    INIT    equ REG + $3D    ;Ram & I/O mapping
154    103F    CONFIG  equ REG + $3F    ;Cop/Rom/EEPROM enables & EE adr in -A2
155
156    ;*** offsets for indirects
157    0000    _PORTA  equ $00    ;Port A & Timer Funcs
45     158    0002    _PIOC   equ $02    ;port dir/stba control
159    0003    _PORTC  equ $03    ;Port C I/O

```

```

159      0004      _PORTB equ $04 ;Port B Out
160      0005      _PORTCL equ $05 ;Port C Latched in
161      0007      _DDRC equ $07 ;Data DiR port C
5        162      0008      _PORTD equ $08 ;Port D
163      0009      _DDRD equ $09 ;Data DiR port D
164      000A      _PORTE equ $0A ;Port E for digital in on A/D
165
166      ;**** TIMER / COMPARE REGS
167      000B      _CFORC equ $0B ;Compare force reg
10        168      000C      _OC1M equ $0C ;OC1 action Mask
169      000D      _OC1D equ $0D ;OC1 Data
170      000E      _TCNT equ $0E ;Timer Counter reg
171      0010      _TIC1 equ $10 ;Input Capture 1
172      0012      _TIC2 equ $12 ;IC2
173      0014      _TIC3 equ $14 ;IC3
15        174      0016      _TOC1 equ $16 ;Output Compare 1
175      0018      _TOC2 equ $18 ;OC2
176      001A      _TOC3 equ $1A ;OC3
177      001C      _TOC4 equ $1C ;OC4
178      001E      _TOC5 equ $1E ;OC5
179      0020      _TCTL1 equ $20 ;Timer Control Reg 1
20        180      0021      _TCTL2 equ $21 ;TC reg 2
181      0022      _TMSK1 equ $22 ;Timer MaSK interrupt reg 1
182      0023      _TFLG1 equ $23 ;Timer FLaG int reg 1
183      0024      _TMSK2 equ $24 ;Timer MaSK int-reg 2
184      0025      _TFLG2 equ $25 ;Timer FLaG int reg 2
185      0026      _PACTL equ $26 ;Pulse Acc ConTrol reg
25        186      0027      _PACNT equ $27 ;PA CouNT
187
188      ;**** SPI PORT
189      0028      _SPCR equ $28 ;SPI control reg
190      0029      _SPSR equ $29 ;SPI status
191      002A      _SPDR equ $2A ;SPI data
192
30        193      ;**** SERIAL COMMUNICATION INTERFACE REGS
194      002B      _BAUD equ $2B ;baud rate register
195      002C      _SCCR1 equ $2C ;SCI control register 1
196      002D      _SCCR2 equ $2D ;SCI register 2
197      002E      _SCSR equ $2E ;SCI status register
35        198      002F      _SCDR equ $2F ;serial communications data register
199
200      ;**** A/D REGS ****
201      0030      _ADCTL equ $30 ;A to D control register
202      0031      _ADR1 equ $31 ;A/D results
203      0032      _ADR2 equ $32
40        204      0033      _ADR3 equ $33
205      0034      _ADR4 equ $34
206
207      ;**** CPU CONTROL REGISTERS
208      0035      _BPROT equ $35 ;Block protect in -EB flavour
209      0039      _OPTION equ $39 ;system configuration options
210      003A      _COPRST equ $3A ;COP arm/reset
45        211      003B      _PPROG equ $3B ;EEPROM Control
212      003C      _HPRIO equ $3C ;highest priority I-bit interrupt and misc.
213      003D      _INIT equ $3D ;Ram & I/O mapping
214      003F      _CONFG equ $3F ;Cop/Rom/EEProm enables & EE adr in -A2
215

```

```

216      ;****Some standard constants
217      0000      NUL      equ $00      ;Null termination for strings
218      0001      EOT      equ $01      ;End of Text
219      000A      LF       equ $0A      ;LF
5 220      000D      CR       equ $0D      ;CR
221      0011      XON      equ $11      ;^Q
222      0013      XOFF     equ $13      ;^S
223      001A      EOF      equ $1A      ;^Z
224      001B      ESC      equ $1B      ;Esc code
225      0018      CAN      equ $18      ;^X
10 226      0020      SPC      equ $20      ;space code
227
228      .LIST
229      0000      END          ;of definitions
230
231      ;*****
232
15 233      0004      SDRATE equ $4          ;debug step rate
234
235      [01]          ifdef MHZ7          ;if 7.3728Mhz ...
236      ;**** Servo specific values
237      BRATE equ $12          ; $12 = 9600 $?? = 300 @7.3728Mhz /3/4
238      RTCRAT equ 36864      ;real time clock = 20mSec for 7.3728Mhz xtal
20 239      MDEG equ 22          ;Approx scale tic to time for 7.3728
240      else
241      0030      BRATE equ $30          ;define default com rate $30 = 9600B $34 = 600B @8Mhz
242      9C40      RTCRAT equ 40000      ;real time clock 20mSec
243      0014      MDEG equ 20          ;Approx scale tic to time
244      [00]          endif
25 245
246      ;**** Terminal I/O Codes
247      002A      PROMPT equ ''          ;prompt char
248      003E      GRS      equ '>'
249      003C      LTS      equ '<'
250      003D      EQS      equ '='
30 251      000D      EOL      equ CR          ;cr on input
252
253      ;***** EEROM use in single chip mode -A2
254      0000 000F      Date, Bdrate... CHNTBL
255      0010 01FF      Rule tables (up to code lower limit), currently 00FF
256
35 257
258      ;***** RAM use
259      ;00 - 0F Copy of EE being adjusted. Must Save to make changes permanent
260      ;10 - 1E Sreadr, Curmbf, Currul, Sennul, Outadr, Frerul, Frcrim,
261      ;20 - EMPTY
262      ;3E Beeper timer (don't move, dup defn in rules for separate assembly).
40 263      ;40 - 4F Main Flags & ram variables
264      ;50 - 6F Analog FIFO 24 bytes + derivatives (8)
265      ;70 - 7F Timer OCx reloads & phases (yet to implement)
266      ;80 - BF I/O buffers & vars ;INBUF_STA used by pbee for EESAVE ram routine

267      ;C0 - FF stack space (EO + mini) !!Each int uses 9 bytes of stack!!
45 268      ;*****
269
270      ;***** Rule work space *****
271      0000      org RS          ;workspace for tuning/adjust

```



```

272      0010      RSIZ      equ 16      ;this many to store in EE at a time
273      0000      Wrkrul     ds RSIZ      ;space for copy of whatever we're adjusting
274
275      ;*****
5 276      0010      org RS + $10      ;start of ram tables
277      0010      Srcadr     ds 2      ;source address of rule # (or data) in ram
278      0012      cumbf      equ $      ;fix assembler stupidity (DO NOT MOVE Cumbf. BRULxx fixed ref)

279      0012      Cumbf      ds 4      ;where active mode bit fields stored (32 MAX rules for now)
280      0018      stime      equ $      ;stupid assembler
10 281      0018      Stime      ds 2      ;shutdown timer (battery) DO NOT MOVE Stime. BRULxx fixed ref)

282      0018      Curmod     ds 1      ;currently active mode. Currul MUST follow
283      0019      Currul     ds 1      ;currently active rule.
284      001A      Outadr     ds 2      ;address of motor value for fired rule (ptime)
285
15 286      001C      Frerul     ds 1      ;Forced rule. MUST precede Frcim
287      001D      Frcim      ds 1      ;Rule timer. MUST follow Frerul. (SEARCH) & inits STD X
288
289      001E      Inhrul     ds 1      ;Rule to inhibit for time specified. Inhtim MUST FOLLOW
290      001F      Inhtim     ds 1      ;Inhibit a rule timer. Inhrul MUST PRECEED
291      0020      Senrul     ds 1      ;scan rul counter (SEARCH) MUST follow Inhtim
292
20 293      0021      Oc1time    ds 2      ;OC1 period. Basic sample rate (not yet used)
294
295      0023      Rtime      ds 2      ;Beeper timer register
296
297      0025      Offadr     ds 2      ;address offset for print outs
298
25 299      ;Reg      ds 2      ;REG address for fewer bytes of LDX #REG (9 refs) not used yet

300
301      ;***** Main vars in RAM *****
302      003D      org RS + $3D
303      1008      BPORT      equ PORTD      ;beeper port
30 304      0020      BBIT      equ $20      ;bit in PORTD controlling beeper (DS = *SS)
305      003D      Btime      ds 2      ;beeper command bytes (chg+cmd) Ctime MUST follow
306      003F      Ctime      ds 1      ;count of beeps MUST Follow Btime
307
308      0040      Flag1      ds 1      ;Bit flags & constants. Flag2 - 4 MUST FOLLOW in RAM
309      0080      XFRFLG     equ $80      ;Xoff received
35 310      0040      EFLG      equ $40      ;input echo on
311      ;LFLG      equ $20      ;line feeds
312      ;HFLG      equ $10      ;hex input ;not used since commented out in Hex-b

in
313
40 314      ;NFLG      equ $02      ;negative on input ;not used. commented out in he
x-bin
315      ;DBFLG     equ $01      ;debug print outs
316
317
318      0041      Flag2      ds 1      ;Bit flag & constants. MUST follow Flag1!!
319      ;RRFLG     equ $80      ;Rule in RAM being used, DON'T OVERWRITE unless clear!

45
320      ;not needed since TIMINT ISR scans up to fired rule
321      ;before returning.
322      0080      HLTLG     equ $80      ;halt the rules (batt test)

```

```

323      0040      FRFLG equ $40      ;just fired a rule, shortens scan so glitches & loops
324
325
326      0020      MFLG equ $20      ;visible and allows FORCER a quick exit when done
327      0010      FFLG equ $10      ;basically one rule fires per TIMINT.
5 328
329      0008      CFLG equ $08      ;lock mode changes (must use FLAGS keyboard command)
                                ;we're Forcing a rule flag (forcer)
                                ;Change of rule #, bkgnd prints new # if SET & clr bi

330      0004      PFLG equ $04      ;Path found flag (scan)
331      0002      SFLG equ $02      ;Scanning rules (timint) flag, prevents recursive ints

10 332      0001      TFLG equ $01      ;Tune flag. No state changes permitted if SET
333
334
335      0042      Flag3 ds 1      ;Bit fields for rules to use. MUST PRECEED Flag4
336      0043      Flag4 ds 1      ;Spare flags, cleared at power up MUST FOLLOW Flag3
337
15 338      0044      Msbb DS 1      ;Most significant byte of keyboard input values
339      0045      Lsbb DS 1      ;Lsb " " ". MUST FOLLOW Msbb
340
341      0046      Lcnt DS 1      ;line count, MUST precede Lith
342      0047      Lith DS 1      ;line length for MEMDMP, MUST follow Lcnt
343      0048      Acnt DS 1      ;where print header function starts counting
20 344
345      0049      Dtemp DS 2      ;Derive scratch space (addr). @@@ use stack??
346
347      0048      Adjadr DS 2      ;address of memory being adjusted (ADJ sets, TUNE uses)
348
349      004D      Tmot DS 1      ;Temporary motor output value during tuning
25 350
351      0050      org RS+$50
352      0010      DSIZ equ 16      ;index to start of newest data
353      0050      Ffo ds DSIZ      ;Fast 2 blocks A/D data. Lowest=oldest AO, Highest=newest A7.
354      0050      Anldat ds 16      ;Current analog data & derivatives saved here
355                                ;@ could save bytes if derivatives only on 4 channels
30 356
357      ;setup in advance of changes to TIMINT to handle 4 trains simultaneously
358      0070      org RS+$70
359
360      0070      Mtime      ;Motor time. Same as OC2
361      0072      Oc2time DS 2      ;OC2 PW current motor timer value (LD_MOTOR & TIMINT)
362      0074      Oc3time DS 2      ;OC3 PW
35 363      0076      Oc4time DS 2      ;OC4 PW
364      0078      Oc5time DS 2      ;OC5 PW
365      007A      OC2tcp DS 2      ;OC2 tick/phase
366      007C      OC3tcp DS 2      ;OC3 tick/phase
367      007E      OC4tcp DS 2      ;OC4 tick/phase
40 368      007E      OC5tcp DS 2      ;OC5 tick/phase
369      0080      RAMEND: equ $      ;visible marker
370      .page

```

```

371      ;**** I/O Buffer definitions
372      :@@@ this can be reduced to byte pointers & indexing since ram < 256.
373      : redesign En-que/de-que to be dynamic sized and placed! NO INBEDED CONSTANTS!

5      374      ; But first we get the sucker to work.
375
376      0080      org RS + $80      ;I/O Vars start here
377      0080      BUFFS equ $      ;Buffers start here
378      0020      OUTSIZ equ $20    ;Output size, 32 bytes or so
379
10     380      0080      OUT_BFSTA ds OUTSIZ      ;C start of buffer address
381      :OUT_BFSTA equ BUFFS      ;C start of buffer address
382      009F      OUT_BFEND equ OUT_BFSTA + OUTSIZ-1 ;C end of buffer address
383      001F      OUT_BFMAX equ OUT_BFEND-OUT_BFSTA ;C almost full circular buffer

384      0000      OUT_BFMIN equ $00      ;C almost empty CB
385
15     386      00A0      IOSTR equ $      ;Vars started here
387
388      00A0      Out_hdptr DS 2      ;Out buffer head pointer
389      00A2      Out_tlptr DS 2      ;Out tail pointer. Points one behind valid data
390
391      00A4      Out_bffil DS 1      ;Out buffer fill (In_bffil MUST follow. STD in SCINI)

20     392      00A5      In_bffil DS 1      ;In buffer fill (MUST follow Out_bffil)
393
394      00A6      In_hdptr DS 2      ;In buffer head pointer
395      00A8      In_tlptr DS 2      ;In buffer tail pointer
396
397      00AA      IOEND equ $      ;ended here
25     398      0016      INSIZ equ $20-(IOEND-IOSTR) ;Input size = block size - vars used size
399      ;ie. we steal bytes from input buffer since almost always empty.
400
401      00AA      IN_BUFSTA equ $      ;C start of buffer address
402      00BF      IN_BFEND equ IN_BUFSTA + INSIZ-1 ;C end of buffer address
403      0011      IN_BFMAX equ IN_BFEND-IN_BUFSTA-4 ;C almost full Circular Buffer

30     404      0000      IN_BFMIN equ $00      ;C almost empty CB
405
406      .page

```

35

40

45

50

55

```

407 .....
408 ..... START OF EPROM .....
409 .....
5 410 00AA          relative ;back to normal to keep branches happy
411 .....
412 ;subr to update EE from rom if dates differ
413 .....
414 [01]          ifndef CHIPA2      ;if not 2k EE
415              org $E000          ;here for now
416
10 417 ERUDATE:
418     ldd #EE          ;destination address for full update
419     std Srcadr        ;starts here
420     ldd EES          ;new ROM date
421     cpd EE           ;with current Date
422     beq rpbrst       ;not different (DATES) so no need to change all
423
15 424             ldaa #BRATE        ;$F803 ;FROM ROM 1st time.$30=E/13/1 >9600 $34=E/13/16
> 600 baud
425             staa BAUD          ;fix it
426             clr $4000          ;clr EVB sci flip flop to enable com Tx
427             cli               ;allow int's so data can get out
428
20 429             bsr RUDATE        ;do 256
430
431             bsr ree2nd         ;next 256
432
433             sei               ;stop ints until timer/mode inits done
434             rts
435
25 436 ;**** subroutine called to update EE with EPROM rules
437 RUDATE:      ldx #uvmsg        ;inform
438             jsr PMSG          ;user
439
440             ldx Srcadr        ;current source in ram (EE write adr)
441             beq rpbrst        ;nothing to save, AN ERROR
30 442             cpx #EE          ;where EE sits
443             blo rpbrst        ;not EE, skip it!
444
445             ldy #EES ;rom table
446             ree2nd: clrb       ;256
447
35 448             rpcomp: ldaa 0,y  ;get current ram data
449             cmpa 0,x          ;compare with previous saved EE
450             beq rddcc         ;same so skip pgming this byte
451
452             pshb              ;save counter
453             pshy              ;save current pointer
454             ;dbg...
40 455             psha             ;save data
456             jsr HOUTC2        ;dbg
457
458             pula              ;get back
459             psha             ;save again
460             jsr HOUTS         ;dbg
45 461
462             pula              ;get data back

```

```

463      :...dbg
464      ldab #316      ;byte erase first
465      bsr rpbe      ;do it
466
5 467      cmpa #3FF      ;did we ONLY NEED an ERASE?
468      beq ?rffdon      ;yes, skip pgmg
469
470      ldab #32 ;program
471      bsr rpbe ;now
472
10 473      ?rffdon:
474      puly      ;recover em
475      pulb
476
477      rbdec:    inx      ;bump pointers ahead
478              iny
15 479              decb      ;and count down
480              bne rpcomp ;until zero
481
482      rpbret:    rts      ;done update
483
484      ;**** code compression subr
20 485      [02]      rpbe:    ifdef COPON
486                  jsr copset ;reset cop
487                  else
488                  endif
489      [01]
490
491      ldy #2200      ;2500 = 10 msec@ 4cy/day 3333 = 10msec@3/dex + 3/bns
25 492
493      ;B set to erase or pgm cmd, Y with delay value, and X pointing to address,
494      ;A with value to pgm
495      ;rpbee:
496      stab PPROG      ;set EELAT
497      stas 0,x ;write or erase @ x
30 498      inc PPROG      ;EEPROM up
499      ?wt10:    dey      ;count down
500              bne ?wt10 ;until done
501              clr PPROG ;finished
502              rts      ;return to EE code
503
35 504      uvmsg:    db "Updating E","E" + $80
505
506      ;**** end of ERUDATE
507      [00]      endif
508              .page

```

```

509 F800          org EES ;Rules start here
510
511          F800    RULSTR      equ EE ;working EE is here
512          ;      INCLUDE D:\A6811\RULE\ASM\BRUL29.ASM ;set of rules
513          ;      INCLUDE ASM\BRUL29A.ASM ;new set of rules
5 514 F800          ;      INCLUDE ASM\BRUL30.ASM ;Kelly's name
515          ; 14:40 11/12/91
516          ; Base Rules BRUL30.ASM
517          ; Example of RULE30 definition based on 01/15/91 basem1 updated to 4/30/91
518          ; 24 rules possible in this configuration, 3 modes supported, all dynamic
519          ; Revision History
10 520          ; 1/28/91 added battery rule, HDR's
521          ; 2/4/91 MBIAS, BDRATE & SDRATE added in alterable EE
522          ; 2/19/91 Fixed error in Mode table RULE8 has no cond :. DON'T SCAN IT!
523          ; 2/22/91 Increased size to 24 address & added spare byte to existing rules
524          ; 2/28/91 Added demo digital rules
15 525          ; 3/12/91 Adjusted rule values to new defaults
526          ; 3/37/91 Add structure for Flags in rules
527          ; 4/04/91 Reverse order of Forced rules & timer to add inhibit rules
528          ; 4/9-12/91 Work on battery rules & refinements
529          ; 4/30/91 KBJ Remove unused rules
530          ; 5/03&9/91 Rework battery rules
20 531          ; 5/22/91 Add NCOL for debug width
532          ; 11/12/91 Changed some values for four Tony Sampa leg
533          ; 11/14/91 rules for separate sit and stairs
534
535          public DATE,NUMRUL,NUMMOD,BFCNT,MBIAS,MODE00,BDRATE,CHNLST
536          public SUBADR
537          ;everything else should be computable from tables as offsets
25 538
539          ;*** Configuration defines
540          [01]      ifndef RULSTR ;if not defined, must be separate assembly
541          ;RULSTR EQU $B600 ;likely address if separate assembly
542          RULSTR EQU $F800 ;likely address if separate load
543          BRATE EQU $30 ;usual baud rate 9600
30 544          ;BRATE EQU $32 ;usual baud rate 2400
545          Btime equ $30 ;site here for now
546          ;EE equ $B600 ;usual if stand alone
547          EE equ $F800 ;usual if stand alone
548          EES equ RULSTR ;defaults saved here
549          ; extern Stime,Cummbf ;fix errors
35 550          cummbf equ $12 ;force a fix for DUMB assembler
551          stime equ $16 ;force a fix for DUMB assembler
552
553          [00]      endif
554          0000      O equ RULSTR-EE ;difference for absolute references
555
40 556          ;REVERSE equ 1 ;define if channel order reversed
557          ;May just use CHNLST to change em.
558
559          0080      FIN EQU $80 ;Add to final rule # in possible routes list
560
561          ; We need some definitions to aid later specification of Digital rules
45 562          0080      DIG EQU $80 ;Bit high in first byte of rule if digital bits present in rul
563          0080      B7 EQU $80 ;MSB
564          0040      B8 EQU $40

```

```

565      0020      B5 EQU $20
566      0010      B4 EQU $10
567      0008      B3 EQU $08
568      0004      B2 EQU $04
569      0002      B1 EQU $02
570      0001      B0 EQU $01 ;LSB
571      ;Digital rule form is:
572      ;DBBBBBBB ;D = 1, B = Bits that matter = 1. 0 = don't care.
573      ;XVVVVVVV ;Logic state (Value) for selected bits to meet condition.
574      ; these two bytes present only if digital conditions are used. Dig bit (D) hig
h
575      ; in first byte of rule.
576
577      0000      ANL EQU $00 ;ANaLog. Dig bit low
578      0040      CHN EQU $40 ;CHaiN bit high for additional analog conditions
579      0020      GTV EQU $20 ;Greater Than Value
580      0010      LTV EQU $10 ;Less Than Value
581      0000      EQV EQU $00 ;EQal Value (don't use generally. GT or LT safer since exact
582      ;match not reliable on analog inputs.
583      0030      NEV EQU $30 ;Not Equal Value
584      0008      DVT EQU $08 ;DeriVaTive (time 20 Msec)
585      007F      NONE EQU $7F ;Special case, ANL + CHN + NEV + DVT + CH7 is DON'T CARE state
586      ;!!! No value follows a NONE condition. !!!
587
20 588      [01]      IFNDEF REVERSE ;if not reversed
589
590      0000      CH0 EQU 0 ;Analog input channel numbers
591      0001      CH1 EQU 1 ;makes redefinition easier
592      0002      CH2 EQU 2
25 593      0003      CH3 EQU 3
594      0004      CH4 EQU 4
595      0005      CH5 EQU 5
596      0006      CH6 EQU 6
597      0007      CH7 EQU 7
598      0000      K0 EQU 0 ;Knee
30 599      0001      L0 EQU 1 ;Load
600      0003      BATT EQU 3 ;battery
601
602      [01]      ELSE ;reversed
603
604      CH0 EQU 7 ;Analog input channel numbers
35 605      CH1 EQU 6 ;makes redefinition easier
606      CH2 EQU 5
607      CH3 EQU 4
608      CH4 EQU 3
609      CH5 EQU 2
610      CH6 EQU 1
40 611      CH7 EQU 0
612
613      K0 equ 7 ;Knee
614      L0 equ 6 ;Load
615      T0 equ 6 ;Temperature Knee?
616      T1 equ 5 ;Temperature Load Cell?
45 617      BATT equ 4 ;battery voltage
618      [00]      endif end conditional
619
620      .page

```

```

621      ;***** Start of Rule table in EEPROM
622      ; Rules stay in EEPROM unless modified.
623      ; RULRAM bit field determines if a ram copy of a rule is used since ram
624      ; is very scarce in single chip mode.
5 625      ; Modified rules are saved to EE when a different rule is selected
626      ; for modification.
627
628
629      ;***** START OF DATA *****
630 F800      ORG RULSTRT
10 631 F800 11 14 91      DATE: DB $11,$14,$91 ;in HEX !!
632
633 F803 30      BDRATE: DB BRATE ;Baud rate saved here to permit changes
634 F804 30      MBIAS: DB $30 ;Motor bias stored here. This is current 11/14/91 value
635 F805 40      MSAFE: DB $40 ;Safe motor value used by BATTERY to lockup cylinder
636 F806 0F      BRUL: DB $0F ;Battery shutdown rule to fire after timeout
15 637 F807 31      BPVAL: DB $31 ;Beeper value for battery
638
639      ;NUMBER of RULEs in table. This determines how high the search proceeds,
640      ;AND how many bytes are set aside for RULEADR's and RULTIM's.
641      ;space for RULADR's is exact = 2*NUMRUL
642      ;space for RULTIM is modulo 8, ie. 1-8 = 1B,9-16 = 2B,17-24 = 3B etc.
20 643      ;Ditto MODE00, etc.
644
645 F808 11      NUMRUL: DB $11 ;last rule # scanned. 24 rules max in this config.
646      ;Limit of scan.
647 F809 17      MAXRUL: DB 23 ;Maximum legal rule # 0-23
648      ;NUMBER of MODEs. This makes a dynamic upload without relink possible.
25 649      ;since all addresses can be computed as offsets from RULSTRT. (but aren't yet)
650
651 F80A 03      NUMMOD: DB $03 ;currently 3 supported. Limited by EE space & rule size.
652      ;7 max.
653
654 F80B 03      BFCNT: DB $03 ;# bytes in bitfields since we could have more bit fields than
30      ;NUMRUL would indicate. Applies to MODEs, RULTIMs, RAMRUL
655
656
657 F80C 02      NCOL: db $2 ;# columns to print during debug
658      ;CHaNNel LIST allows dynamic redefinition of input channels without having
659      ;to mess with rules. Allows us to fiddle between systems easily
35 660 F80D      CHNLST:
661      ; DB $10,$32,$54,$76 ;forward sequence
662      ; DB $67,$45,$23,$01 ;reverse
663
664      ;*****
40 665 F810      ORG RULSTRT + $10 ;Keep position stable if addition bytes added
666      ;above (0 free)
667
668      ;RULEs with TIMe constraints. Bit field here saves space & speed
669      ;Binary field with MSB of lowest byte = RULE00, LSB = RULE07, etc.
670
671 F810 71      RULTIM: DB %01110001 ;00-07 ;01,02,03,07 have timer
45 672 F811 E0      DB %11100000 ;08-0f ;08,09,0A have timer
673 F812 00      DB %00000000 ;10-17
674
675      ;RULEs with FLaGs as conditions.

```


676	F813	00	RULFLG: DB %00000000 ;00-07 ; have flag words
677	F814	00	DB %00000000 ;08-0f ;
678	F815	00	DB %00000000 ;10-17
679	F816		
5	680		;Bit field of active rules for a given mode. Same DEF'N as RULTIM
	681		;For 24 rules, 3 bytes required.
	682		MODE00: ;\$F0 ;NORMAL OPERATION
	683	F816 7F	DB %01111111 ;00-07 ;01,02,03,04,05,06,07 active conditions
	684	F817 2C	DB %00101100 ;08-0f ;0A,0C,0D active conditions
	685	F818 00	DB %00000000 ;10-17
10	686		
	687		MODE01: ;\$F1
	688	F819 00	DB %00000000 ;00-07
	689	F81A 00	DB %00000000 ;08-0f
	690	F81B 00	DB %00000000 ;10-17
	691		
15	692		MODE02: ;\$F2
	693	F81C 00	DB %00000000 ;00-07
	694	F81D 00	DB %00000000 ;08-0f
	695	F81E 00	DB %00000000 ;10-17
	696		
	697		;@ or use Flag bits to inhibit/enable rules 0E & 0F.
20	698		
	699		; and so on for additional modes
	700		
	701		;NOTE!! A rule's STATE number is determined by its POSITION in THIS table,
	702		;NOT its name (eg RULO0A). This makes choosing alternate rules easy, just
	703		;put the alternates' address in the substituted position in table.
	704		
25	705	F81F	RULADR:
	706	F81F F851	DW RULE00-0;00-07
	707	F821 F855	DW RULE01-0
	708	F823 F85F	DW RULE02-0
	709	F825 F866	DW RULE03-0
	710	F827 F872	DW RULE04-0
30	711	F829 F876	DW RULE05-0
	712	F82B F87C	DW RULE06-0
	713	F82D F880	DW RULE07-0
	714		
	715	F82F F888	DW RULE08-0;08-0F
	716	F831 F88D	DW RULE09-0
35	717	F833 F892	DW RULE0A-0
	718	F835 F898	DW RULE0B-0
	719	F837 F89B	DW RULE0C-0
	720	F839 F89F	DW RULE0D-0
	721	F83B F8A4	DW RULE0E-0
	722	F83D F8A4	DW RULE0F-0
40	723		
	724	F83F F8A4	DW RULE10-0;10-17 ETC.
	725	F841 F8A7	DW RULE11-0
	726	F843 F8AF	DW RULE12-0
	727	F845 F8B7	DW RULE13-0
	728	F847 F8BF	DW RULE14-0
45	729	F849 F8C7	DW RULE15-0
	730	F84B F8CF	DW RULE16-0
	731	F84D F8D7	DW RULE17-0
	732		

EP 0 549 855 A2

```

733 ;List of subroutine addresses. Accessed by output values $F8-$FF.
734 F84F SUBADR:
735 F84F F8DF          DW SUB00-0
736 ; DW SUB01-0 ;etc
5 737 ;users responsibility to NOT call non-existent subroutines!
738
739 ;List of data tables for output. Accessed by output values $EO-$EF.
740 ;NOT implimented for Kelly's version
741 F851 DATAADR:
742 ; DW DAT00,DAT01 ;etc
10 743 ;none
744
745 ;*** Start of main part of rule table ***
746 ; Maximum number of rules is 128, named from $00 to $7F
747 ; RULE00 is fired at power up and restart.
748 ; It should not be in active mode list.
15 749
750 ;RULE00:
751 ; DB $00 + FIN ;No previous rule (startup) + Final rule in list
752 ; DB NONE ;No conditions
753 ; DB $F0 ;Invoke mode change to 0, but no output value to mot
or
20 754 ; DB $01 ;Rule to start with in new mode. This byte is unique
;to mode rules ($F0-F7). It IS NOT TIME!
755
756
757 RULE00: ;BATTERY LOW (special rule does not appear to fire)
758 F851 80 DB $00 + FIN ;No previous routes
759 F852 13 DB ANL + LTV + BATT ;Analog, Less than, Battery
25 760 F853 90 BTVAL: DB $90 ;5.28 volts
761 F854 F8 DB $F8 ;Call subroutine
762
763
764 F855 05 RULE01: ;START
765 F856 06 DB $05 ;#5 ;possible routes
766 F857 09 DB $06 ;#6
30 767 F858 0C DB $09 ;#9
768 F859 90 DB $0C ;#C
769 F85A 10 DB $10 + FIN ;#10 + Final
770 F85B 09 DB ANL + LTV + K0 ;Analog, Less than, Knee
771 F85C 48 DB $09 ;Threshold
772 F85D 0F DB $48 ;Output value
35 773 F85E FA DB $0F ;Force rule F if...
774 DB $FA ;Time limit of 250 * 20 msec = 5.0 sec
775
776 F85F 01 RULE02: ;KNEE FLEXION
777 F860 8F DB $01 ;#1 ;possible routes
778 F861 20 DB $0F + FIN ;#F + Final
40 779 F862 0A DB ANL + GTV + K0 ;Analog, Greater than, Knee
780 F863 57 DB $0A ;Threshold
781 F864 0E DB $57 ;Output value
782 F865 FA DB $0E ;Force rule E if...
783 DB $FA ;Time limit of 250 * 20 msec = 5.0 sec
784
785 F866 01 RULE03: ;TOE LOAD (KNEE EXTENSION)
786 F867 02 DB $01 ;#1 ;possible routes
45 787 F868 0D DB $02 ;#2
DB $0D ;#D

```

788	F869	0E	DB \$0E	:#E	
789	F86A	8F	DB \$0F+FIN	:#F + Final	
790	F86B	50	DB ANL+CHN+LTV+K0	:Chain, Analog, Less than, Knee	
791	F86C	0F	DB \$0F	:Threshold	
5	792	F86D	21	DB ANL+GTV+L0	:Analog, Greater than, Load
793	F86E	9A	DB \$9A	:Threshold	
794	F86F	32	DB \$32	:Output	
795	F870	01	DB \$01	:Force rule 1 if...	
796	F871	2A	DB \$2A	:Time limit of 42 * 20 msec = 0.84 sec	
797					
10	798		RULE04:	:FLEXION	
799	F872	83	DB \$03+FIN	:#3 + Final	:possible route
800	F873	20	DB ANL+GTV+K0	:Analog, Greater than, Knee	
801	F874	1B	DB \$1B	:Threshold	
802	F875	32	DB \$32	:Output	
803					
15	804		RULE05:	:TERMINAL FLEXION	
805	F876	84	DB \$04+FIN	:#4 + Final	:possible route
806	F877	58	DB ANL+CHN+LTV+DVT+K0	:Chain, Analog, Less than, Derivative, Knee	
807	F878	FF	DB \$1	:Threshold	
808	F879	28	DB ANL+GTV+DVT+K0	:Analog, Greater than, Derivative, Knee	
809	F87A	E2	DB \$E2	:Threshold	
810	F87B	32	DB \$32	:Output	
20	811				
812			RULE06:	:STUMBLE	
813	F87C	85	DB \$05+FIN	:#5 + Final	:possible route
814	F87D	28	DB ANL+GTV+DVT+K0	:Analog, Greater than, Derivative, Knee	
815	F87E	02	DB \$02	:Threshold	
816	F87F	53	DB \$53	:Output	
25	817				
818			RULE07:	:SMALL HEEL LOAD	
819	F880	02	DB \$02	:#2	:possible routes
820	F881	0C	DB \$0C	:#C	
821	F882	8E	DB \$0E+FIN	:#E + Final	
822	F883	11	DB ANL+LTV+L0	:Analog Less than, Load	
30	823	F884	3B	DB \$3B	:Threshold
824	F885	57	DB \$57	:Output	
825	F886	08	DB \$08	:Force rule 8 if...	
826	F887	32	DB \$32	:Time limit 50 * 20 msec = 1.0 sec	
827					
828			RULE08:	:SIT DOWN (forced)	
35	829	F888	80	DB \$00+FIN	:No previous routes
830	F889	7F	DB NONE	:No conditions	
831	F88A	4E	DB \$4E	:Output	
832	F88B	09	DB \$09	:Force rule 9 if...	
833	F88C	64	DB \$64	:Time limit of 100 * 20 msec = 2.0 sec	
834					
835			RULE09:	:SEATED	
40	836	F88D	80	DB \$00+FIN	:No previous routes
837	F88E	7F	DB NONE	:No conditions	
838	F88F	32	DB \$32	:Output	
839	F890	10	DB \$10	:Force rule 10 if...	
840	F891	FA	DB \$FA	:Time limit of 250 * 20 msec = 5.0 sec	
841					
45	842		RULE0A:	:LARGE HEEL LOAD	
843	F892	87	DB \$07+FIN	:#7 + Final	:possible route
844	F893	11	DB ANL+LTV+L0	:Analog, Less than, Load	

```

845 F894 2A          DB $2A          ;Threshold
846 F895 57          DB $57          ;Output value
847 F896 08          DB $08          ;Force rule B if...
848 F897 32          DB $32          ;Time limit of 50 * 20 msec = 1.0 sec
5
849
850          RULE0B:          ;STAIR DESCENT
851 F898 80          DB $00 + FIN      ;No previous routes
852 F899 7F          DB NONE          ;No conditions
853 F89A 49          DB $49          ;Output
854
10
855          RULE0C:          ;STAIR SWING
856 F89B 8B          DB $0B + FIN      ;#B + Final ;possible route
857 F89C 10          DB ANL + LTV + K0 ;Analog, Less than, Knee
858 F89D 26          DB $26          ;Threshold
859 F89E 57          DB $57          ;Output
860
15
861          RULE0D:          ;FALSE HEEL LOAD
862 F89F 07          DB $07          ;#7 ;possible routes
863 F8A0 8A          DB $0A + FIN      ;#A + Final
864 F8A1 21          DB ANL + GTV + LO ;Analog, Greater than, Load
865 F8A2 40          DB $40          ;Threshold
866 F8A3 00          DB $00          ;Output
20
867
868          RULE0E:          ;SHUT DOWN
869          RULE0F:          ;SHUT DOWN
870          RULE10:         ;SHUT DOWN
25
871 F8A4 80          DB $00 + FIN      ;No previous
872 F8A5 7F          DB NONE          ;No conditions
873 F8A6 00          DB $00          ;No output
874
25
875 F8A7 FFFF FFFF FFFF RULE11: Dw $FFFF,$FFFF,$FFFF,$FFFF ;some blank space
876 F8AD FFFF
877 F8AF FFFF FFFF FFFF RULE12: Dw $FFFF,$FFFF,$FFFF,$FFFF ;some blank space
878 F8B5 FFFF
879 F8B7 FFFF FFFF FFFF RULE13: Dw $FFFF,$FFFF,$FFFF,$FFFF ;some blank space
880 F8BD FFFF
30
881 F8BF FFFF FFFF FFFF RULE14: Dw $FFFF,$FFFF,$FFFF,$FFFF ;some blank space
882 F8C5 FFFF
883 F8C7 FFFF FFFF FFFF RULE15: Dw $FFFF,$FFFF,$FFFF,$FFFF ;some blank space
884 F8CD FFFF
35
885 F8CF FFFF FFFF FFFF RULE16: Dw $FFFF,$FFFF,$FFFF,$FFFF ;some blank space
886 F8D5 FFFF
887 F8D7 FFFF FFFF FFFF RULE17: Dw $FFFF,$FFFF,$FFFF,$FFFF ;some blank space
888 F8DD FFFF
889
40
890          ;additional rules would require that RULNUM be raised, and additional
891          ;bit field bytes for RULTIM and MODExx be added & DW's for RULADR's
892          ;
893          ;Subroutines and D/A tables would go here if used.
894          SUB00:
45
895          tst Stime + 1      ;running already?
896          bne nobt          ;yes, don't mess up
897
898          bclr <(cumbf), $40 ;take rule 1 out of scan
899          cirs              ;no old beep command
900          ldab BPVAL        ;the value to beep
50
901
55

```

```

895 F8EB DD 3D          std Btime_    ;new beeper command
896 F8ED CC 17 70       ldd #6000     ;shutdown time out
897 F8FD 97 16         staa Stime     ;make it run
898 F8F2 39            nobt: rts
899
5 900                  ;SUB01:
901                  ;DAT00:
902                  ;DAT01:
903 F8F3              END_BASE:
904
10 905 F8F3              END
906
907
908          1003       DIGIN equ PORTC    ;for now
909          1004       DIGOUT equ PORTB
910
15 911                  ;.....
912 F900              org ROM ;Code starts here
913                  ;.....
914                  ;.....
915                  ; Main Command Jump Table. Consists of Cmd byte followed by address to jsr
916                  ; Searched sequentially so put most likely commands first in list
917                  ; 01/11/91 Redefine elements & routines
918                  ;.....
20 919          0003     Esiz equ 3        ;current element size for CMDDISP
920          CMDTBL:    ;S & Q are handled by Rxint/Txint
921                  ; db 'SPC'          ;Eat character
922                  ; dw NULL
923 F900 41            ; db 'A'          ;Adjust values in rule table
25 924 F901 FD45       dw ADJUST
925 F903 44            db 'D'          ;Debug. State & A/D values in hex
926 F904 FF80         dw DUMP
927 F906 45            db 'E'          ;enter values
928 F907 FD2E         dw ENTER
929                  ; db 'P'          ;Print something (debug aid)
30 930                  ; dw PRULS
931 F909 12            db 'R'-$40      ;Restart to power-up values
932 F90A F8E2         dw BEGIN
933 F90C 54            db 'T'          ;Tune motor values. Stops rules. Adjusts motor
934 F90D FD9F         dw TUNE
935                  ; db 'R'          ;Recall parameter set #
35 936                  ; dw RECALL
937 F90F 53            db 'S'          ;Save RAM to EE
938 F910 FCAC         dw SAVE
939 F912 4D            db 'M'          ;Memory dump @ address
940 F913 FECE         dw MEMDMP
941                  ; db '7'          ;Help. Display list
40 942                  ; dw HELP
943                  ; db 'F'          ;Free up mode change
944                  ; dw FREMOD
945                  ; db 'L'          ;Lock to a mode
946                  ; dw LOCMOD
947 F915 46            db 'F'          ;Flags toggle
45 948 F916 FFB3       dw FLAGS
949                  ; db 'T'-$40      ;Test
950                  ; dw TEST1        ;test routines
951 F918 80            db $80          ;end of table character MUST be $80

```

```

952
953 ;***** real time table for real time commands
954 F919 RTTBL:
955 F919 3C db '<' ;dec var
956 F91A FEFB dw DECVAR
5 957 F91C 3E db '>' ;inc var
958 F91D FEF7 dw INCVAR
959 F91F 18 db ESC ;escape loop
960 F920 FE5E dw ESCEXIT
961 ; db '' ;escape
962 ; dw ESCEXIT
10 963 ; db '' ;escape
964 ; dw ESCEXIT
965 F922 3D db '=' ;direct assignment
966 F923 FEFF dw SETVAR
967 F925 2B db '+' ;inc address
968 F926 FD80 dw INCADR
15 969 F928 2D db '-' ;dec address
970 F929 FD82 dw DECADR
971 F92B 3A db ':' ;set address
972 F92C FD73 dw SETADR
973 F92E 80 db $80 ;end of table
974
975 ;*****
20 976 ; RTDSPH. real time dispatch.
977 ; < > inc/dec value, + - inc/dec address being modified
978 ; Returns to one ABOVE caller if ESC, SPC, .. entered.
979 ; Echos variable value for each step
980 ; falls into CMDDISP
981 ; X is callers address on return to MAIN
25 982 ;*****
983 F92F RTDSPH:
984 F92F CE F9 19 idx #RTTBL ;Real Time command Table
985 ;FALL INTO CMDDISP...
986
987 ;*****
30 988 ;CMDDISP. command dispatch from table of input chars => addresses
989 ;X points to table head, A has char to check for match.
990 ; If $80 at end of table found, sets Carry, CMD not found.
991 ; X & B altered initially. Commands do whatever...
992 ;*****
35 993 F932 CMDDISP:
994 F932 C8 03 ldab #Esiz ;get element size for loop use
995 F934 20 01 bra cmdlp ;to middle. Fewer branches inside loop is faster
996
997 F936 3A cmdnxt: abx ;add B to X to get to next table entry
998
999 ;; may be able to use $80 as flag & bva to find end
1000 F937 cmdlp:
40 1001 F937 6D 00 tst 0,x ;end of table is $80
1002 F939 2B 0A bmi cmderr ;yes. Cmd not found
1003
1004 F93B A1 00 cmpa 0,x ;byte match?
1005 ; bva cmderr
1006 F93D 26 F7 bne cmdnxt ;get next entry
45 1007
1008 ;; ldab #1 ;preload for toggle functions

```

50

55

	1009	F93F	EE 01	ldx 1,x	;get address of found command (@X+1) into X
	1010	F941	3C	pshx	;save on stack
	1011				
	1012	F942	DE 4B	ldx Adjadr	;preload for smaller RTDSPH code size
5	1013				
	1014			jmp 0,x	;and do it. Called procedure does rts to main loop
	1015	F944	39	rts	;which is really a jump to table entry on stack!
	1016				
	1017	F945	0D	cmderr: sec	;set carry
	1018	F946	39	rts	;return with error
10	1019				
	1020			.page	

15

20

25

30

35

40

45

50

55

```

1021          ;*****
1022          ;TIME INT. OC1 ints here to get work done
1023          ;*****
1024 F947          TIMINT:
5 1025 F947 CE 10 00      ldx #REG          ;Base
1026 F94A 1D 23 7F      bclr_TFLG1,x,$7F ;OC1 int fig cleared if high, R/M/Write
1027
1028          ;since we should be able to do this in under 20msec, we'll reenale ints & pra
          y
1029          ;      cli          ;allow others to int (SCI mostly for debugging)
1030
10 1031 F94D 1C 00 80      bset_PORTA,x,$80      ;dbg raise flag OC1 for timing
1032          ;      bsr fsetx ;dbg raise flag, X ok
1033
1034          ;*** FIFO function shuffles old data in ram to make room for new.
1035 F950 3C              pshx          ;save #reg
1036 F951 CE 00 50      ldx #Fifo ;start here
15 1037 F954 C6 08      ldeb #DSIZ/2      ;loop count
1038
1039 F956 1A EE 08      ?mvdta: ldy DSIZ/2,X      ;get 2 bytes from here &
1040 F959 1A EF 00      sty 0,X          ;stuff here (FIFO runs toward lower mem)
1041
1042 F95C 08              inx          ;move pointer up
20 1043 F95D 08              inx
1044
1045 F95E 5A              decb          ;count down
1046 F95E 2B F5          bne ?mvdta      ;until done
1047
1048          ;      ldx #REG          ;reload register base for speed/size
25 1049 F961 38          pulx          ;recover #REG
1050
1051          ;      bclr_PORTA,x,$80      ;dbg measurement
1052          ;      bsr fclrx ;dbg clear flag, X ok
1053
1054          ;@ we may want ONE pass on 4-7 to minimize skew between channels
30 1055 F962 1C 30 04      bset_ADCTL,x,$4 ;change A/D to 4-7 repeating
1056          ;      lds #14          ;change A/D to 4-7 ONCE
1057          ;      stas_ADCTL,X      ;now
1058
1059 F965 EC 31          ldd _ADR1,x      ;get ADR1,2 data. A/D must be done after 20msec...
1060 F967 DD 60          std Anldat      ;stuff 1,2
1061
35 1062 F969 EC 33          ldd _ADR3,x      ;get ADR3,4
1063 F96B DD 62          std Anldat+2    ;stuff 3,4
1064
1065          ;since we should be able to do this in under 20msec, we'll reenale ints & pra
          y
1066          ;      cli          ;allow others to int (SCI mostly for debugging)
40 1067
1068 F96D EC 16          ldd _TOC1,x      ;current time of int
1069 F96F C3 9C 40      addd #RTCRAT      ;20msec ;@use Ram value?
1070 F972 ED 16          std _TOC1,x      ;update compare time
1071
1072          ;@ this code should be changed to use the OCx to raise the output, oc1 to clea
45 1073 F974 DC 70          ldd Mtime      ;motor width
1074 F976 27 13          beq nopul      ;zero

```



```

1075
1076 F978 E3 0E      addc _TCNT,x      ;add to current time
1077 F97A C3 00 0A    addc #10          ;compensate for software delay
1078 F97D ED 18      std _TOC2,x      ;update output compare reg
5 1079
1080 F97F 86 C0      ldr #3C0          ;* OC2 goes high on compare
1081 F981 A7 20      strc _TCTL1,x
1082
1083 F983 86 40      ldr #340          ;OC2 force bit
1084 F985 A7 08      strc _CFORC,x      ;Force OC2 high
10 1085
1086 F987 86 80      ldr #380          ;next OC2 will go low
1087 F989 A7 20      strc _TCTL1,x      ;whenever
1088
1089 F98B             nopul:
1090 F98B 0E          cli          ;can now allow ints here so PW doesn't jitter
1091
75 1092             ;?wtad0: brclr _ADCTL,x,$80,?wtad0 ;wait for A/D done (just in ca
1093             sb)
1094 F98C EC 31      ldr _ADR1,x      ;get ADR1,2
1095 F98E DD 64      std Anldat+4      ;stuff 4,5
1096
20 1097 F990 EC 33      ldr _ADR3,x      ;get ADR3,4
1098 F992 DD 66      std Anldat+8      ;stuff 6,7
1099
1100 F994 1D 30 04    brclr _ADCTL,x,$04,?wtad0 ;restart A/D to CH 0-3 for 18Msec from now
1101             ; ldr #330          ;change A/D to 0-3 Repeating
1102             ; strc _ADCTL,x      ;now
25 1103
1104             ; bset _PORTA,x,$80      ;dbg timing
1105             ; bsr factx ;dbg set flag, X ok
1106
1107             ;*** Beeper check
1108             ;@ use X if possible & reload later
30 1109
1110 F997 18 DE 16    ldr $time      ;timing beep?
1111 F99A 27 15      beq ?batat      ;nope
1112
1113 F99C 18 09      dec $time      ;count out
1114 F99E 18 DF 16    sty $time      ;update ram
1115 F9A1 26 0E      bne ?batok      ;not YET timed out
35 1116
1117 F9A3 14 41 80    bset Flag2,HLTFLG      ;stop rules
1118 F9A6 86 F8 06    ldr BRUL      ;the rule # to force
1119 F9A9 C8 01      ldr #1          ;in one tic
1120 F9AB DD 1C      std Frctul      ;stuff here
1121 F9AD C8 05      ldr #5          ;new beep
40 1122 F9AF D7 3E      strc $time+1      ;and shut up beeper with a longer chirp
1123
1124             ; clrb          ;need zero
1125             ; bra cbeep      ;and shut up beeper
1126             ; bra ?batok      ;skip onward
1127
45 1128             ; ldr MSAFE      ;safety value
1129             ; jcr LD_MOTOR     ;do it now
1130             ; bra ?batok      ;skip onward

```

```

1131
1132 F9B1      ?batst:
1133           ; lds Anldat + 3      ;the battery channel
1134           ; cmpa BTVAL         ;the threshold in EE
1135           ; bhs ?batok         ;not too low yet
5 1136
1137           ; ldd #6000          ;2 minutes
1138           ; std STime          ;setup time out
1139           ; lds BVAL           ;get command
1140           ; stas Btime + 1      ;startup beeper
1141
10 1142          ;; ldd BVAL           ;beep value & repeat
1143          ;; std Btime + 1       ;cmd & repeat count
1144
1145 F9B1      ?batok:
1146          ;.....
1147          ;**** Beep: handled here
1148          ;@ This can be improved (how?)
16 1149
1150 F9B1 D6 3E      lds Btime + 1      ;get command byte
1151 F9B3 27 2E      beq ebeep          ;nothing happening, return
1152
1153 F9B5 D1 3D      cmpb Btime         ;compare with previous command
1154 F9B7 26 1E      bne ton            ;command changed. Start with on time, set counter
20 1155
1156          ;?nchg:                ;no change, must still be timing
1157 F9B9 18 DE 23    ldy Rtime          ;get counter
1158 F9BC 18 09      dey                ;count down
1159 F9BE 18 DF 23    sty Rtime          ;update
1160 F9C1 26 20      bne ebeep          ;continue, time not up yet
1161
25 1162          ; brcr BPORT-REG,x,BBIT,ton      ;gnd if beep currently off, compute on
                                     time
1163 F9C3 1E 08 20 10 brset BPORT-REG,x,BBIT,ton      ;v + if beep currently off, compute on
                                     time
1164
1165 F9C7          cbeep:
30 1166          ; bclr BPORT-REG,x,BBIT      ;clear beeper bit
1167 F9C7 1C 08 20    bset BPORT-REG,x,BBIT      ;clear beeper bit
1168
1169 F9CA 54          ;toff: lsrb          ;shift 'OFF' time to low nybble
1170 F9CB 54          lsrb
1171 F9CC 54          lsrb
1172 F9CD 54          lsrb
35 1173 F9CE 26 03      bne offok        ;we do have an off time, else we're done.
1174
1175 F9D0 7F 00 3E      clrbt: clr Btime + 1      ;clear command. Done for now. (fall through for size)
1176          ;Btime + 1 = zero prevents beep timing until cmd changes
1177 F9D3 17          offok: tba          ;copy
1178 F9D4 3D          mul                ;time squared
40 1179          ; lds #10 ;10 *.020 = .2 sec ticks
1180          ; mul                    ;times low order in B
1181          ; std Rtime              ;update counter
1182          ; bra cbeep              ;clear beep
1183
1184          ;& we could do repeat count down here
45 1185          ;& lds Ctime            ;get count

```

```

1186      ;&      beq ?mul10      ;we don't have a count
1187
1188      ;&      decs      ;count out
1189      ;&      stas Ctime      ;update
1190      ;&      beq clrbt ;timed out, stop update, else
5
1191
1192 F9D5 20 07      bra mul10      ;continue with common code
1193
1194 F9D7      ton:
1195      ;      bset SPORT-REG,x,BBIT      ;turn on beeper bit
1196 F9D7 1D 08 20      bclr SPORT-REG,x,BBIT      ;turn on beeper bit
1197 F9DA D7 3D      stab Btime      ;update command change byte
1198 F9DC C4 0F      andb #30F      ;mask to low order nybble
1199
1200 F9DE 86 0A      mul10: ldas #10 ;10 * .020 = .2sec tics
1201 F9E0 3D      mul      ;compute
1202 F9E1 DD 23      std Rtime      ;update/start counter
15
1203
1204      ebeep:      ;end of beep functions
1205
1206      ;.....
1207      ;**** rule timing. Do we need to check SFLG?
1208 F9E3 DC 1C      ldd Frctm      ;get forcing info, rule # & time
1209 F9E5 5D      tstrb      ;timer running?
1210 F9E8 27 08      beq ?nfrc      ;nope, no forced time active
1211
1212 F9E8 7A 00 1D      dec Frctm      ;count down timer in RAM
1213 F9EB 26 08      bne ?nfrc      ;not yet timed-out
1214
1215 F9ED 97 20      stas Scnrul      ;force this rule (A from LDD)
25
1216
1217      ;      ldas #'T' ;dbg
1218      ;      jsr dbg      ;T
1219
1220 F9EF 8D 5D      bsr FORCER      ;make it active NOW
1221
1222 F9F1 20 08      bra endtim      ;skip to end, only one rule fired per Oc1 int
30
1223
1224 F9F3 88 83      ?nfrc: ldas #(HLTFLG + TFLG + SFLG) ;flags to check
1225 F9F5 95 41      bits Flag2      ;in here
1226 F9F7 28 08      bne norule      ;blocked by tune or scan or HALT (batt low)
1227
1228 F9F9 14 41 02      bset Flag2,SFLG      ;prevent recursive calls to scan
35
1229
1230      ;      bclr Flag1,DBFLG,?dscn      ;dbg
1231      ;      jsr CRLF ;dbg scan
1232      ;      ldas #CR      ;dbg
1233      ;      bsr dbg      ;cr
40
1234
1235 F9FC 8D 08      ?dscn: bsr SCAN      ;scan rules if not recursive interrupt
1236
1237 F9FE 15 41 02      endtim: bclr Flag2,SFLG      ;clear the scanning flag, or forcer deadlock
1238
1239 FA01      norule:
45
1240      ;      bsr fclr ;dbg timing
1241 FA01 CE 10 00      idx #REG      ;recover base
1242 FA04 1D 00 80      bclr _PORTA,x,$80      ;always end INT with OC1 cleared

```

EP 0 549 855 A2

```

1243 FA07 3B          rti          ;all done this interrupt (approx 1.5msec total)
1244
1245          ;*****
1246          ;timing measurement flag for debugging/refinement
5  1247          ;fclr:
1248          ;fset:
1249          ;      ldx #REG          ;base
1250          ;fclr:
1251          ;fsetx:
1252          ;      ldx _PORTA,X      ;get flag
10 1253          ;      eora #$80      ;flip OC1
1254          ;      staa _PORTA,X    ;stuff it back
1255
1256          ;      tst _PORTA,X      ;sign?
1257          ;      bpl fs            ;raise since down
1258
1259          ;      bclr _PORTA,x,$80 ;lower OC1 output
15 1260          ;      RTS
1261
1262          ;fset: ldx #REG          ;base
1263          ;fsetx:
1264          ;fs:   bset _PORTA,x,$80 ;raise OC1 output
1265 FA08 39          rti
20 1266          ;15 bytes vs 10
1267
1268          ;*****
1269          ;SCAN. Scans rules & generates outputs
1270          ;Modifies all registers
1271          ;1/29/90
25 1272          ;*****
1273          ;      db "SCN"          ;dbg
1274 FA09          SCAN:
1275          ;      rti
1276 FA09 7F 00 20      clr Scnrul      ;clr counter
1277 FA0C 15 41 40      bclr Flag2,FRFLG ;clear 'Fired a Rule' flag
30 1278
1279          ;      ldx #MODE00      ;from eeprom during debugging
1280 FA0F CE 00 12      ldx #Cummbf     ;from ram table
1281
1282 FA12 A6 00          ?getbf: ldx 0,x ;get active rules bit field
1283          ;      beq ?nxtbf        ;skip if none at all. ;low probability, not enabled
35 1284
1285 FA14 48            ?ahrbf: asla          ;bits into carry
1286 FA15 24 0B        bcc ?nrule        ;this rule not active
1287
1288 FA17 3C            pshx              ;this rule active, stack 'em
1289 FA18 36            psha
40 1290          ;      bar fset ;dbg
1291
1292 FA19 8D 36          bar GETRUL        ;and check rule conditions
1293          ;      bar fclr ;dbg
1294
1295 FA1B 32            pula              ;recover 'em
1296 FA1C 38            pulx
45 1297
1298 FA1D 12 41 40 16   brset Flag2,FRFLG,nxt ;fired a rule. Only one per int so skip out
1299          ;next call to scan will clear FRFLG

```

```

1300 FA21 4D          tsta          ;set CCs
1301
1302 FA22 27 05      ?nrul: beq ?nxtbf ;nothing left in reg so get next byte
1303
5 1304 FA24 7C 00 20    inc Scnrul      ;next scan rule #
1305 FA27 20 EB      bra ?shrbf      ;& check for active status
1306
1307 FA29 08          ?nxtbf: inx          ;next bit field
1308
1309 FA2A D6 20        ldeb Scnrul      ;retrieve it
1310 FA2C C4 F8        andb #$F8      ;mask out partial counts (0-7)
1311 FA2E C8 08        addb #$8       ;increment to next whole byte of BFs
1312 FA30 D7 20        stab Scnrul     ;put it back
1313
1314                tba          ;dbg
1315                jsr HOUT       ;dbg
1316
15 1317 FA32 F1 F8 08    cmpb NUMRUL    ;hit limit?
1318 FA35 23 08        bls ?getbf     ;nope, go check next BF byte
1319
1320                ;donerul:
1321                ; ldea #'s' ;dbg
1322                ; jsr OUT_QC    ;dbg
1323
20 1324 FA37 39          nxt:      rts          ;done this pass.
1325
1326                ;messages sit here for bsr.limits
1327 FA38 CD            mde msg: db "M" + $80 ;mode error
1328 FA39 D2            rrm msg: db "R" + $80 ;error message here for bsr
1329
25 1330                ;*** Subr to get EE address of rules (not ram)
1331 FA3A F1 F8 09      GETEDR: cmpb MAXRUL ;limit to present maximum rule
1332 FA3D 23 07        bls ?nok       ;ok (unsigned, but since 71 max, needn't be)
1333
1334 FA3F CE FA 39      ldx #rrmsg     ;error
1335                bsr mdeout         ;indirect jmp to PMSG
1336 FA42 BD FE 71      jsr PMSG       ;tell 'em
1337
30 1338                ldeb MAXRUL     ;limit it to??
1339                ldeb #0
1340 FA45 5F            clrb          ;limit to power up rule since we have an error
1341
35 1342 FA46 CE F8 1F    ?nok: ldx #RULADR ;table start in EE
1343 FA49 58            ealb          ;*2 for words
1344 FA4A 3A            abx          ;index into address table
1345 FA4B EE 00        ldx 0,x       ;get address into x
1346 FA4D 39            rts          ;done
1347
40 1348 FA4E 14 41 12    FORCER: bset Flag2,FFLG+SFLG ;set Forced & Scanning flags
1349
1350                ldea #'f' ;dbg
1351                bsr dbg          ;f
1352
1353                ;we don't want to stack things up if He goofs and gets an infinite loop of
45 1354                ;forced rules so that we jump around & around & around & .....
1355                ;so we fall into...
1356                ; jmp GETRUL     ;force the rule search.

```

```

1357                                     ;will return to caller after rule fires (we hope)
1358                                     ;since FRFLG set too, getrul returns quickly too.
1359 FA51
1360                                     ;**subr to get rule from table, check conditions, and fire output & timer
5 1361 FA51 GETRUL:
1362                                     ; bar getsch          ;get the rule's address
1363                                     ;***** subr gets address of rule at Schnul. Sits here for BSRs limits
1364                                     ;getsch:
1365 FA51 D6 20                               ldx #Schnul          ;scanned rule #
1366                                     ;GETADR:
10 1367 FA53 8D E5                           bar GETEDR          ;get EE rule address
1368 FA55 9C 10                             cpx Srad;          ;compare to address we may have in ram
1369 FA57 28 03                             bne ?raok          ;ok
1370
1371 FA59 CE 00 00                           ldx #Wrkul          ;NO, here is where THIS rule is
1372                                     ; sec              ;and tell them so
1373                                     ;?raok: rts
15 1374
1375 FA5C 15 41 04                           ?raok: bclr Flag2,PFLG ;clr path found flag
1376
1377                                     ; bclr Flag1,DBFLG,getpath ;dbg printout
1378                                     ;dbg
1379                                     ; jsr HOUTC2        ;newline & address
20 1380                                     ; ldx #Schnul        ;get rule #
1381                                     ; jsr HOUTS          ;print it
1382                                     ; rts                ;dbg
1383                                     ; bra getpath         ;dbg
1384                                     ; db "GP"            ;dbg
1385
25 1386 FA5F getpath:
1387 FA5F E8 00                               ldx 0,x ;get paths byte
1388 FA61 C4 7F                               andb #$7F ;mask out FIN flag
1389 FA63 27 04                               beq ?pzero ;path of zero speciali, no previous req'd. Path found
1390
1391 FA65 D1 19                               cmpb Curnul        ;Current rule?
30 1392 FA67 28 03                             bne ?nmrch        ;nope
1393
1394 FA69 14 41 04                           ?pzero: bset Flag2,PFLG ;found a path
1395
1396 FA6C 8D 00                               ?nmrch: tst 0,x    ;FIN flag?
1397 FA6E 08                                 inx              ;% point to next path, only Z CC affected
35 1398 FA6F 28 02                             bmi ?lstph        ;yes, last path
1399
1400                                     ;% inx              ;point to next path
1401 FA71 20 EC                             bra getpath       ;loop
1402
1403 FA73 12 41 10 04                         ?lstph: breset Flag2,PFLG,?fvpth ;force valid path if set
40 1404 FA77 13 41 04 BC                       bclr Flag2,PFLG,nxt ;had NO PATH, RTS
1405 FA7B                                     ?fvpth:
1406                                     ; ldx #'p'
1407                                     ; bar dbg          ;p
1408
1409                                     ;% inx              ;next up
45 1410                                     ;** Check FLAG Bit field & byte
1411                                     ; pshx              ;save current pointer
1412                                     ; ldx #RULFLG        ;FLAGS bit field

```

```

1413      ;      jcr BFSCN      ;check flags bit fields for rule # in Scrul
1414
1415      ;      pulx      ;recover pointer
1416      ;      bcc ?dstat      ;no flags to check. Test for digital condition
5
1417
1418      ;@@@ NEED TO ADD a Force flag test here, but no room for code
1419      ;@      brset Flag2,FFLG,?fvflg      ;force valid flags if set
1420      ;@ also need to change to same style as digital rules. ACTIVE bits & VALUES
1421      ;@ could then use subroutine for both too.
1422
1423      ;      ldas 0,x      ;get the data byte
10
1424      ;      anda Flag3      ;AND in current flags
1425      ;      eora Flag3      ;flip sense of HOT bits
1426      ;      bne nrt      ;condition not matched, RTS
1427
1428      ;?fvflg: inx      ;skip to next condition
15
1429      FA7B EB 00      ?dstat: ldab 0,x      ;next condition byte
1430      FA7D 2A 13      bpl anrul      ;Analog if MSB=0
1431
1432      FA7F      dignul:
1433      ;      ldas #'d' ;dbg
1434      ;      bsr dbg      ;d
1435
20
1436      FA7F F4 10 03      andb DIGIN      ;AND in external data with loaded mask
1437      FA82 EB 01      eorb 1,x      ;flip sense bits as spec'd
1438      FA84 E4 00      andb 0,x      ;mask them too for robustness
1439
1440      FA86 08      inx      ;point to analog next. skip to sense byte
1441      FA87 08      inx      ; and analog conditions
25
1442      FA88 12 41 10 04      brset Flag2,FFLG,anlget      ;force valid digital, check on analog
1443
1444      FA8C C4 7F      andb #$7F      ;mask out DIG bit
1445      FA8E 26 A7      bne nrt      ;Condition not matched, get next rul (just an RTS)
1446
1447      FA90 EB 00      anlget: ldab 0,x      ;get analog conditions
30
1448
1449      FA92      anrul:
1450      ;      ldas #'a'
1451      ;      bsr dbg      ;a
1452
1453      FA92 C1 7F      cmpb #NONE      ;check for don't care
35
1454      FA94 27 4C      beq fires      ;don't care analog cond, so special fire
1455      ;no threshold follows this condition!
1456      FA96 12 41 10 3F      brset Flag2,FFLG,nextend      ;force analog
1457
1458      FA9A C4 0F      andb #$0F      ;mask to channel bits only
1459      FA9C 3C      pshx      ;save pointer
40
1460      ;*****
1461      ; here we put CHNTBL translator
1462      [01]      ifdef TRANSLATE      ;translator enabled
1463      tba      ;save for bit tests
1464      andb #$07      ;just A/D ch # bits
1465      lsrb      ;into nybbles
45
1466      idx #CHNTBL      ;translate table
1467      abx      ;index into table
1468
1469      ldab 0,x      ;new value

```

EP 0 549 855 A2

```

1470                                bits #31 ;odd/even nybble?
1471                                beq ?chevn      ;even ;change to bne to swap nybbles around
1472
1473                                lsrb              ;shift into low nybble, 0 fill (NOT ASRII)
5  1474                                lsrb
1475                                lsrb
1476                                lsrb
1477
1478                                ?chevn: bits #DVT      ;$8      ;derivative?
1479                                beq ?chok          ;no, use as is
10 1480
1481                                orab #DVT            ;raise this bit, (offset CH address by 8)
1482                                ?chok: andb #30F      ;keep within bounds (kill any high nybble residue)
1483                                ;30 bytes if Y, 27, if X
1484                                [00]                endif
1485                                ;***** end of translator
1486
15 1487  FA9D  C5 08                                bitb #38 ;DVT?
1488  FA9F  27 03                                beq ?nodvt      ;nope
1489                                ; bra ?nodvt          ;dbg
1490
1491  FAA1  8D FB 92                                ;jr DERIVE      ;set derivative for THIS channel into ram table
1492
20 1493  FAA4  CE 00 80                                ?nodvt: idx #Anldat      ;analog data table
1494  FAA7  3A                                abx              ;add in offset to channel
1495  FAA8  E6 00                                ldab 0,x         ;get data value
1496
1497  FAAA  38                                pulx              ;recover pointer
1498
25 1499                                ; brclr 0,x,DVT,?nobuf      ;dbg only DVT instructions
1500                                ; pshx              ;dbg save pointer
1501                                ; lds 1,x ;dbg get threshold
1502                                ; xgdx              ;dbg swap to X
1503                                ; jr HOUTC2          ;dbg and print
1504                                ; xgdx              ;recover B
30 1505                                ; pulx              ;dbg recover pointer
1506                                ;?nobuf:             ;dbg
1507
1508  FAAB  E1 01                                cmpb 1,x         ;compare with threshold and branch as required
1509
1510
1511                                ;@ we might try a data table, indexed by 3 bit offset
35 1512                                ;currently branch costs 5 * 4 bytes = 20 vs 8 * 2 addresses + index overhead
1513                                ; or
1514                                ;?nodvt:
1515                                ;1 pshb              ;save channels
1516                                ;2 lda #3            ;offset per branch
1517                                ;3 mul
40 1518                                ;3 addd #7b00        ;base
1519                                ;2 xgdy              ;to Y
1520                                ;1 pulb              ;recover channels
1521
1522                                ; idx #Anldat        ;analog data table
1523                                ; abx                  ;add in offset to channel
45 1524                                ; lds 0,x ;get data value
1525
1526                                ; pulx                  ;recover pointer

```



```

1527      :      cmpa 1,x      ;compare with threshold and branch as required
1528      :
1529      :3      jmp 0,Y      ;check them
1530      :
1531      :      = 13 + 8 for 2 more beq/bne, rts for dvt, may not be faster either.
5 1532
1533 FAAD 1E 00 30 19      bset 0,x,$30,7b110      ;this way NEV. MUST test BOTH bits FIRST
1534      :      ;ok for DVT too
1535 FAB1 1E 00 18 18      bset 0,x,$18,7b011      ;this way LTV DVT
1536 FAB5 1E 00 10 08      bset 0,x,$10,7b010      ;this way LTV = BLO
1537 FAB9 1E 00 28 13      bset 0,x,$28,7b101      ;this way GTV DVT
10 1538 FABD 1E 00 20 06      bset 0,x,$20,7b100      ;this way GTV = BHI
1539      :      brclr 0,x,$30,7b000      ;this way EQV. falls through.
1540      :      ;ok for DVT also
1541      :      ;We use hard coded values rather than defined constants
1542      :      ;since code sequence dependencies exist,
1543      :      ;but the following branch chain sorts it all out
1544 FAC1 27 16      7b000: beq nxtend      ;condition ok, check for more
1545 FAC3 39      rts      ;condition NOT MET, try nextrul
1546
1547 FAC4 25 13      7b010: blo nxtend
1548 FAC6 39      rts
1549
1550 FAC7 22 10      7b100: bhi nxtend
1551 FAC9 39      rts
20 1552
1553 FACA 26 0D      7b110: bne nxtend
1554 FACC 39      rts
1555
1556 FACD 2D 0A      7b011: bit nxtend      ;signed for DVT
1557 FACF 39      rts
25 1558
1559 FAD0 2E 07      7b101: bgt nxtend      ;signed for DVT
1560 FAD2      nmc:
1561 FAD2 39      nodbg: rts
1562
1563      :      ;this is here to allow br's for debugging
30 1564      :      ;dbg: brclr Flag1,DBFLG,nodbg ;no debug
1565      :      jmp OUT_QC      ;echo chare & return
1566
1567      :      ;site here for br's
1568 FAD3 CE FA 38      mth: ldx #mdemsg      ;@ERROR ERROR! mode too high for table
1569 FAD6 7E FE 71      mdeout: jmp PMSG      ;so print out, and abort change
1570
1571
35 1572      :      ;*****
1573 FAD9 1F 00 40 04      nxtend: brclr 0,x,CHN,firea      ;chain? = $40 No, fire analog if we got this far
1574
1575 FADD 08      inx      ;yes, point to next set (cond 1)
40 1576 FAD6 08      inx      ; (and 2)
1577 FADF 20 AF      bra enlget      ;and check it
1578
1579 FAE1 08      firea: inx      ;point to output byte (last cond)
1580
1581      :      ;special case, no conditions
45 1582 FAE2 08      firea: inx      ; (output)

```

```

1583
1584      ;      ldaa #'1' ;dbg
1585      ;      bsr dbg      ;ignite
1586
5  1587      ;      ldaa Scanrul      ;we want to be here
1588      FAE3 DC 1F      ;      ldd Inhtim      ;we want to be here (B = Scanrul follows Inhtim)
1589      ;      cmpb Currul      ;we are currently here
1590      ;      beq ?nfire      ;same as last time so skip firing calls
1591
1592      FAE5 4D      ;      tsta      ;Inhtim is? (A of LDD Inhtim)
10 1593      FAE6 27 05      ;      beq ?kfire      ;no inhibits
1594
1595      FAE8 D1 1E      ;      cmpb Inhrul      ;does our scan rule match the inhibited rule?(B = Scanrul)
1596
1597      FAEA 20 01      ;      bne ?kfire      ;nope
1598      ;      bra ?kfire      ;dbg we don't care
1599
15 1599      FAEC 39      ;      ?nfire: rts      ;we didn't REALLY fire the rule. Look at next one
1600      FAED      ;      ?kfire:
1601      ;      cmpb #1      ;special rule?
1602      FAED 5D      ;      tstb      ;special rule? 11/12/91
1603      FAEE 27 0B      ;      beq nosee      ;yes, don't let anyone (except SPI) see it fire
1604
20 1605      FAFO D7 19      ;      stab Currul      ;so tell everyone of new rule number
1606      FAF2 7F 00 1D      ;      clr Frctim      ;new rule, clear timer.
1607      ;      clr Inhtim      ;and inhibits? If inh & other fires, do we stay inh'd?
1608
1609      FAF5 14 41 48      ;      bset Flag2,CFLG + FRFLG      ;tell bkpd & scan of rule number change
25 1610      FAF8 15 41 10      ;      bclr Flag2,FFLG      ;and clear forcing flag
1611      ;@ there is a logical inconsistency here. Fflg cannot be cleared here,
1612      ;@ and then used for testing just before domodel
1613      ;@ No mode change must mean no mode change on forced rules too.
1614      ;@ an interesting trap. So how do you get into a mode you want to lock to?
1615
30 1616      ;*** write rule # to D/A port via SPI
1617      FAFB B8 10 29      ;      nosee: ldaa SPSR      ;Knock down any SPI flags
1618      FAFE B8 10 2A      ;      ldaa SPDR      ;and dump any read data
1619
1620      ;      ldaa Currul      ;get the rule that fired (stab Currul above)
1621      FB01 58      ;      aslb      ;: *2, 128 max (scale up output)
1622      FB02 58      ;      aslb      ;: *4, 64 max
35 1623      FB03 58      ;      aslb      ;: *8, 32 max
1624      FB04 F7 10 2A      ;      stab SPDR      ; write to SPI port.
1625      ;*****
1626      ;      tba      ;dbg
1627      ;      jar HOUTS      ;dbg
1628
40 1629      FB07 DF 1A      ;      stx Outadr      ;save address of output value for gimer
1630
1631      FB09 EC 00      ;      ldd 0,x      ;get output value (A) & byte following (B)
1632      FB0B 81 FC      ;      cmpa #$FC      ;lower than?
1633      FB0D 25 17      ;      blo notapi      ;not special
1634
45 1635      FB0F 27 0B      ;      beq flgset      ;flagset function ($FC)
1636
1637      FB11 81 FE      ;      cmpa #$FE      ;Beeper?

```

50

55

```

1638 FB13 22 36          bhi digou      ;Digital ($FF)
1639
1640 FB15 25 09          blo figclr      ;flagclr function ($FD)
1641          ;BEEPER          ;equal ($FE)
1642 FB17 4F          7beep: cira          ;clear out old command (@Btime)
5 1643 FB18 DD 3D          std Btime      ;startup beep timer with data byte B & no old command
1644 FB1A 20 32          bra dcont        ;and continue with common code
1645
1646 FB1C DA 42          figset: orab Flag3      ;"OR" in Flag bits
1647 FB1E 20 02          bra fcont        ;and continue with common code
1648
10 1649 FB20 94 42          figclr: anda Flag3      ;"AND" in Flag bits
1650 FB22 D7 42          fcont:  stab Flag3      ;stuff 'em back
1651 FB24 20 28          bra dcont        ;and continue with common code
1652
1653 FB26          notspl:
1654 FB26 81 F0          cmpa #$F0          ;specials?
1655 FB28 25 37          blo domot         ;nope, standard motor
15 1656
1657 FB2A 81 F8          cmpa #$F8          ;subs? with whats left
1658 FB2C 24 25          bhs dosubs        ;yes
1659
1660          ;fall into domode:  ;$F0-$F7
1661          ;      brset Flag2,FFLAG,domode      ;forcing a rule?
20 1662 FB2E 12 41 20 A0      brset Flag2,MFLAG,nomc      ;no mode change allowed
1663
1664 FB32          domode:
1665          ;      ldea #'m
1666          ;      bsr dbg          ;m
1667          ;change mode table, called by LOCMOD also (maybe)
25 1668 FB32 80 F0          suba #$F0          ;subtract base
1669 FB34 81 F8 0A          cmpa NUMMOD      ;limit is?
1670 FB37 24 9A          bhs mth          ;something wrong, over table so don't change yet
1671
1672 FB39 97 18          sta Curmod          ;update mode prompt
1673          ;ldd... ldea 1,x ;get 1st rule in new mode
30 1674 FB3B D7 20          stab Scrnul      ;1st rule in new mode will be forced later
1675
1676 FB3D F8 F8 0B          ldeb BFCNT      ;get bit field count
1677 FB40 3D          mul          ;mode # * size/mode in bytes
1678
1679 FB41 C3 F8 16          addd #MODE00      ;add in base of 1st table in EE
35 1680 FB44 8F          xgdx          ;swap to X
1681
1682          ;Not super fast, but smaller?? than a LDD 0,y, STD 0,x twice? NOPE 11 vs 8
1683          ;it IS universal for size changes though.
1684          ;;      ldy #Curmbf      ;2 dest, active rules in ram
1685          ;;      ldeb BFCNT      ;3 # to xfer
1686
40 1687          ;we don't have to worry about ints here since SFLAG should stop recursion
1688          ;;      jsr COPYM      ;3 copy to ram (domode)
1689 FB45 8D FC 76          jsr copybf      ;save redundant loads by jumping into COPYR
1690 FB48 7E FA 4E          jmp FORCER      ;3 make it fine
1691
1692          ;;      LDD 0,x          ;2 get data (8)
45 1693          ;;      STD Curmbf      ;2 put data
1694          ;;      LDD 1,x          ;2 2nd word

```

```

1695      ;;      STD Cummbf + 2      ;2 put
1696
1697      ;****
1698      ;Digital output only possible in single chip mode (supposedly)
5 1699      ;although we could use unused port A bits
1700 FB4B      digout:
1701      :      lds 1,x      ;get output pattern
1702 FB4B F7 10 04      stb DIGOUT      ;output pattern to defined port
1703 FB4E 7C 00 1B      dcont:      inc Outadr + 1      ;point to real output for gtimer
1704      ;@@ bug if rollover occurs in low address byte if > 256 EE for rules
10 1705 FB51 20 10      bra gtimer      ;digo
1706
1707      ;****
1708      dosubs:      ;call a subroutine & setup timer
1709 FB53 1B      tab      ;move value to useful place
1710      :      lds #'s'
15 1711      :      bar dbg      ;s
1712
1713 FB54 C0 F8      subb #8F8      ;subtract base
1714 FB58 58      aslb      ;* 2 for addresses
1715 FB57
1716 FB57 CE F8 4F      idx #SUBADR      ;get the base
1717 FB5A 3A      abx      ;index in
20 1718 FB58 EE 00      idx 0,x      ;get the address into X
1719 FB5D AD 00      jer 0,x      ;call it
1720
1721 FB5F 20 02      bra gtimer      ;standard finish
1722
1723 FB61      domot:
25 1724 FB61 8D 13      bar LD_MOTOR      ;stuff timer
1725      ; then fall into gtimer
1726 FB63      gtimer:
1727 FB63 CE F8 10      idx #RULTIM      ;timer bit fields
1728 FB66 8D 1A      bar BFSCN      ;check timer bitfields
1729
30 1730 FB68 24 0B      bcc ?timdn      ;no timer for this rule.
1731      ;C unchanged with DECA in BFSCN
1732 FB6A DE 1A      idx Outadr      ;recover pointer to output value
1733 FB6C EC 01      ldd 1,x      ;get rule # & timer
1734 FB6E 2A 03      bpl ?settm      ;positive rule #... forced timer
1735
35 1736      ;@@@      anda #87F      ;mask off high bit
1737 FB70 DD 1E      std Inhrul      ;neg rule#, inhibit timer
1738 FB72 39      rts
1739 FB73      ?settm:
1740 FB73 DD 1C      std Frorul      ;save here for timint
1741
40 1742      :      lds #'t' ;dbg
1743      :      jmp dbg      ;t
1744
1745 FB75 39      ?timdn:      rts      ;done for now
1746      .page

```

```

1747      ;*****
1748      ; loc_motor: lock motor in safe position
1749      ;*****
5      1750      ;loc_motor:          ;used by EEUDATE
1751      ;      ldea MSAFE          ;get safe position from EE
1752      ; fall into LD_MOTOR
1753      ;*****
1754      ; LD_MOTOR. Scale motor value in IIAH to 16 bit timer value Mtime
1755      ;*****
1756      FB76      LD_MOTOR:
10      1757      ;      cmpa Latmot      ;check previous setting (Last Motor Time)
1758      ;      beq ldr          ;skip computes if same (for speed)
1759      FB76
1760      ;      staa Latmot      ;save motor time for next time in
1761      FB76 4D      ;      tsta          ;set CCs
1762      FB77 27 03      ;      beq zero ;no bias since zero requested
15      1763      FB79 8B F8 04      ;      adda MBIAS      ;add in bias from EE
1764
1765      ;@@@ should be EE7 so dynamic scaling possible
1766      FB7C C8 14      ;      zero: ldea #MDEG      ;degrees -> time
1767      FB7E 3D      ;      mul          ;compute it
1768      FB7F DD 70      ;      std Mtime      ;and stuff here for output ints
20      1769      FB81 39      ldr:      rts
1770      ;page

```

```

25      1771      ;*****
1772      ; BFSCN. checks a bit field for a 1 at the rule # in B
1773      ; and returns Carry Set if high
1774      ; X points to BF, uses Scnrul for rule to check
1775      ; BFSCNB, B contains rule # being checked
1776      ; Alters A
1777      FB82      BFSCN:
30      1778      ;      pshb          ;save
1779      FB82 06 20      ;      ldea Scnrul      ;rule being checked
1780      ;BFSCNB:
1781      FB84 17      ;      tba          ;copy
1782      FB85 54      ;      lrb          ;into byte offset, no sign extension
1783      FB86 54      ;      lrb
1784      FB87 54      ;      lrb
35      1785
1786      FB88 3A      ;      abx          ;index into bit field list
1787      FB89 E6 00      ;      ldea 0,x ;get bits
1788      FB8B 84 07      ;      anda #17      ;mask A to bit # in byte
1789
40      1790      FB8D 58      ;      shlb          ;into carry
1791      FB8E 4A      ;      decs          ;count down, C unaffected
1792      FB8F 2C FC      ;      bge shlb ;until done 8 times
1793
1794      ;      pulb          ;recover
45      1795      FB91 39      ;      rts          ;return with Carry set/cld from chosen bit
1796      ;page

```

```

1797      ;*** DVT code
1798      ; FIFO(16),A/D(8),DVT(8). Fifo runs toward lower addresses.
1799      ; O $8 $10 $18
1800 FB92      DERIVE:
5 1801      ;      bsr fclr ;dbg flag
1802
1803 FB92 37      pshb      ;save B
1804 FB93 CE 00 50      idx #Fifo ;base
1805 FB96 C4 07      andb #57      ;mask to channels only
1806 FB98 3A      ebx      ;offset to channel #
10 1807
1808 FB99 A6 08      ldaa $8,x      ;get f(1) =previous
1809 FB9B C8 04      ldab #4
1810 FB9D 3D      mul      ;4*f(1)
1811 FB9E DD 49      std Dtemp      ;save for later use
1812
15 1813 FBA0 A6 10      ldaa $10,x      ;f(0)
1814 FBA2 C8 03      ldab #3
1815 FBA4 3D      mul      ;3*f(0)
1816
1817 FBA5 93 49      subd Dtemp      ;3*f(0)-4*f(1)
1818 FBA7 DD 49      std Dtemp      ;save again
1819
20 1820 FBA9 E6 00      ldab $0,x      ;f(2)
1821 FBAB 4F      clra      ;high order clear
1822 FBAC D3 49      addd Dtemp      ;3*f(0)-4*f(1)+f(2)
1823
1824      ;by way of explanation for the following code
25 1825      ;DECI HEX
1826      ;385 0181 after ASR shift values
1827      ;129 0081
1828      ;128 0080 if msbyte is zero before shift then data will be ok, else pmax
1829      ;127 007F
1830      ;001 0001
30 1831      ;000 0000
1832      ;-01 ffff
1833      ;-127 ff81
1834      ;-128 ff80
1835      ;-129 ff7f if msbyte is FF before shift then data will be ok, else nmax
1836      ;-385 fe7f
35 1837 FBAE 4D      tsta      ;check high order info
1838 FBAF 27 0E      beq 7bok      ;plus normal, exit ok
1839
1840 FBB1 2B 04      bmi 7fst ;check negative
1841
1842 FBB3 C8 7F      ldab #127      ;positive limit
1843 FBB5 20 0A      bra 7sdvt
40 1844
1845 FBB7 81 FF      7fst: cmpa #$FF      ;other limit
1846 FBB9 27 04      beq 7bok      ;neg normal, exit ok
1847
1848 FBBB C8 80      ldab #-128      ;neg limit
1849 FBBD 20 02      bra 7sdvt      ;store it
45 1850
1851 FBBF 47      7bok: asra      ;/2
1852 FBC0 56      rorb      ;the long way since no ASRD instruction
1853
50
1854 FBC1 E7 18      7sdvt: stab $18,x      ;store here. DVT data above FIFO & A/D data
1855 FBC3 33      pulb      ;recover channels
1856      ;      bsr fset ;clear debug flag
1857 FBC4
55 1858 FBC4 39      rts      ;all done
1859      ;18 bytes^
1860
1861      .page

```

```

1862      ;**** Sign-on message
1863      ;SIGNON:      db CR,LF,"03/28/91", " " + $80      ;say hello
1864
1865      ;*****
1866      ;***** MAIN PROGRAM *****
1867      ;*****
5 1868      ;certain OPTION, INIT & TMSK2 bits can only be written once!
1869      ;up to 64 E cycles after reset, so we MUST configure
1870      ;here immediately after power-up or COP reset.
1871      START:      ;once only at power up
1872      FBC5 CE 10 00      ldx #REG      ;register base
1873      ;      ldx #301      ;Ram @ $0, Reg @ $1000
1874      ;      staa $103D      ;INIT @ reset. But RESET put it this way ANYWAY
1875
1876      FBC8 88 92      ldx #392      ;for options...
1877      ;ADPU = 1 = on CSEL = 0 = E IRQE = 0 = LV DLY = 1 = 0 CME = 0 = off x = 0 CR = 11 = cop = .26 Sec
1878      FBCA A7 39      staa _OPTION,X      ;make any changes now!
1879
1880      ;      ldx #300      ;Block Protect off for now
1881      ;      staa BPROT
1882      FBCC 6F 35      clr _BPROT,X
1883
1884      ;      ldx #300      ;timer base rate .5uSec @ 2Mhz, all ints off
1885      ;      staa TMSK2      ;set rate now!
1886      FBCE 6F 24      clr _TMSK2,X
1887
20 1888      ;This really should be done by EVM board since a change to CONFIG requires
1889      ;that ALL EEprom in -A1 be erased (Bulk is only way to erase config)
1890      ;High 4 bits determine EEPROM location in -A2 chip (2K on upper 1/2 of 4k bound
1891
1892      ; ifl expanded, else $F800 if single chip mode.
25 1893      ; EE overlays ROM in -A2 Single chip therefore no Buffalo routines access!
1894      ;      ldx #$ED      ;$E for EE in -A2, nasec=1 nocop=1 romon=0 eason=1
1895      ;      staa CONFIG      ;set config! But since EE cell don't have to.
1896
1897      ;      ifdef ILLBUG      ;doing debug on illegal instructions traps
1898      ;      ;usually cause by bad rule structures
1899
30 1899      ;      ldd #0000
1900      ;      clra
1901      ;      clrb      ;the small way to get D=0
1902      FBD0 4F      std Mebb      ;prevent trash first time around
1903      FBD1 5F      bra BEGIN      ;skip this next bit
1904      FBD2 DD 44
1905      FBD4 20 0C
1906
1907      ;we end up here on an illegal instruction or SWI trap
35 1908      ISTART: tax      ;get old stack for illegal instruction trap
1909      ;      stx Mebb      ;save for output later
1910      ;      ldy #IN_BUFSTA      ;dest
1911      ;      ldx #16      ;this many
1912      ;      jcr COPYM      ;copied (istart) & PRAY stack is OK??
1913
1914      ;      endif
1915      ;*****
1916      ;normal restart of program ("R")
1917      ;*****
1918      BEGIN:
1919      ;      sei      ;mask off int's if on
1920      ;      ldx #TOS      ;load stack at top of ram
1921
45 1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999

```

```

1918 FBE6 8D 4D          bsr INITS          ;initialize sub-systems
1919
1920 FBE8 0E              cli                ;clear int mask, int's enabled globally
1921                      ;@@@ and other stuff yet
5 1922
1923                      ;* signon
1924                      ;      idx #SIGNON      ;say hello
1925                      ;      jsr PMSG
1926                      ;SIGNON text is only version number since we've run out of space
1927                      ;      ldaa #VER          ;current version
10 1928                      ;      jsr HOUTS        ;output
1929
1930 FBE9 CE F8 00          idx #DATE          ;Rule date in EE
1931 FBEC C6 03            ldab #3              ;this many
1932 FBEE BD FE 88          jsr PHMSG           ;saved in hex
1933
15 1934                      ;      ifdef ILLBUG
1935 FBF1 DE 44            idx Mebb             ;crashed?
1936 FBF3 27 0D            beq ?ncrsh          ;no
1937
1938 FBF5 96 20            ldaa Sennul         ;last scanned rule
1939 FBF7 BD FE AF          jsr HOUTS           ;inform
1940
20 1941 FBFA C6 10          ldab #16 ;this many out
1942 FBFC CE 00 AA          idx #IN_BUFSTA     ;from here!
1943 FBFF BD FE 88          jsr PHMSG           ;inform user
1944 FC02                  ?ncrsh:
1945                      ;      endif
1946
25 1947                      ;* power on start command
1948                      ;      ldaa !stcmd      ;last entered command saved in eeprom
1949                      ;      ldaa #'?' ;starting cmd
1950                      ;      jsr OUT_QC        ;echo
1951
30 1952                      ;      bra TSTCMD      ;take it
1953
1954                      ;*****
1955                      ;MAIN program command loop
1956                      ;*****
1957 FC02 BD FE 60          lpin: jsr lprompt      ;new line & rule # on screen
1958 FC05 12 41 08 F9      lpin: brset Flag2,CFLG,lpin ;Rule changed? print it
1959
35 1960                      ;      wai              ;Wait for any interrupt (SCI desired)
1961 FC09 BD FF 21          jsr IN_DQ           ;Get char?
1962
1963 FC0C 25 F7            bcs lpin ;Wait until we have one
1964
40 1965 FC0E 13 40 40 09      brcir Flag1,EPLG,necho ;Echo? none if clr
1966
1967 FC12 81 0D            cmpa #CR
1968 FC14 26 02            bne echo
1969
1970 FC16 20 EA            bra lpin ;crif & prompt
1971
45 1972 FC18 BD FE 3E          echo: jsr OUT_QC      ;Echo it
1973
1974 FC1B                  necho:

```



```

1975 FC18          TSTCMD:
1976 FC1B CE F9 00      ?cmds: ldx #CMDTBL      ;Use this table
1977 FC1E BD F9 32      jsr CMDDISP      ;CoMmanD DISPatch
1978 FC21 25 02          bcs ?err3      ;Command not found
1979
5 1980 FC23 20 DD          bra lpin      ;Get next command
1981
1982 FC25 86 21          ?err3: ldx #'!'      ;Bad command response
1983 FC27 BD FE 3E      jsr OUT_QC      ;Send it
1984 FC2A BD FE 3E      jsr OUT_QC      ;Twice
1985
10 1986 FC2D D6 A4          ?awt: ldx Out_bfill      ;Has everything been printed?
1987 FC2F 26 FC          bne ?awt      ;Hang around until it is
1988
1989 FC31 20 CF          bra lpin      ;Start over
1990
15 1991 FC33 0C          NULL: cld      ;stop errors
1992 FC34 39          rts      ;Null cmd input characters jsr to here
1993
1994          .page

```

20

25

30

35

40

45

50

55

```

1995      ;**** subsystem initialize ****
1996 FC35      INITS:
1997      ;@@ could do this with a LDO, SDO if space gets tight
1998      ;      ldea #EFLG      ;start with...
5 1999      ;no XOFR, ECHO, . . . . . no HEX INPUT
2000      ;      staa Flag1      ;stuff it
2001
2002      ;      ldea #0          ;nothing here for now
2003      ;      staa Flag2
10 2004 FC35 CC 40 00      ldd #((EFLG)*256+0)      ;combined. Flag1*256 + Flag2
2005 FC38 DD 40          std Flag1      ;stuffed here
2006 FC3A
2007 FC3A DD 42          std Flag3      ;rule Flags3 starts out CLEAR (Flag4 too)
2008
2009 FC3C CC 00 40      ldd #Tmot      ;dummy address initially
2010 FC3F DD 4B          std Adjadr      ;stuffed here for tune
15 2011
2012 FC41 F8 F8 05      ldd #MSAFE      ;an initial pulse width from EE
2013 FC44 D7 4D          steb Tmot      ;to protect motor.
2014
2015 FC4B 8D 41          bsr SCIINI      ;startup sci, X will point to REG base on exit
2016
20 2017 [01]            ifdef CHIPA2
2018      jsr ERUDATE      ;update EE if required
2019 [00]            endif
2020
2021      ;      ldx #Filbik      ;block to fill
2022      ;      ldd #$0010      ;Fill block, length
25 2023      ;?flp: sta 0,x      ;stuff fill value
2024      ;      inx
2025      ;      decb          ;count down
2026      ;      bne ?flp      ;until done (256 max)
2027      ;12 bytes
2028
2029      ;      ldd #0000      ;zero
30 2030 FC48 4F          clr          ;Zeros
2031 FC49 5F          clrb          ;the small way to get D=0
2032 FC4A DD 10          std Srcadr      ;so no errors on startup
2033 FC4C DD 70          std Mtime      ;no pulses at start
2034 FC4E DD 18          std Stime      ;no stop time
2035      ;#      std Btime      ;no false beeper
35 2036
2037      ;@ maybe Curcul = $FF better?
2038 FC50 5A          decb          ;turn into rule into $FF
2039 FC51 DD 18          std Curmod      ;start with MODE00 (A) & this rule (B) on power up
2040
2041      ;! this is where the startup rule is fired
40 2042 FC53 CC 01 01      ldd #$0101      ;force rule 1 on 1st timint (#!tt)
2043 FC56 DD 1C          std Frerul      ;by stuffing here
2044
2045      ;      ldd #$0001      ;# no repeat, .2 beep on reset
2046 FC58 DD 3D          std Btime      ;# beep .2 sec on startup
2047
45 2048 FC5A CE 10 00      ldx #REG      ;get base again (EEUDATE may corrupt)
2049      ;      ldea #000      ;set all bits as input
2050      ;      ldea #$FF      ;set all bits as output for now (no pullups)
2051      ;      staa DDRC      ;Data DIR C

```

50

55

```

2052 FC5D 6F 07          clr _DDRC,X      ;all inputs on C
2053
2054 FC5F 86 83          ldaa #$83      ;PA1 is out. RTInt @ 32.77mS if enabled
2055 FC61 A7 26          staa _PACTL,X   ;config A ports bit & Real Time Int rate
5
2056
2057                    ;spiini:
2058 FC63 C6 FF          ldab #$FF      ;nearly all bits output (*SS is gen purpose out)
2059 FC65 E7 09          stab _DDRD,X    ;set port D direction
2060
2061 FC67 C6 51          ldab #$01010001 ;SPE,SPE.DPSH,PUL.MSTR CPOLH,CPHA0,SPR1&0
2062 FC69 E7 28          stab _SPCR,X    ;Enable SPI as Master @ E/4 baud
10
2063
2064                    ;ldab _SPSR,X    ;Fake a read to clear SPIF flag
2065                    ;ldab _SPDR,X    ;so writes possible
2066
2067                    ;*****
2068                    ;startup timer OC1
2069                    ;we won't do this here since we don't want a restart to be visible, eh?
15
2070                    ;1st OC1 int 32msec after power up??
2071                    ;ldd TCNT        ;currently
2072                    ;addd #RTCRAT     ;some time from now
2073                    ;std TOC1         ;setup
2074
2075 FC6B 86 80          ldaa #$80      ;OC1 bit
20
2076                    ;staa _OC1M,X    ;let OC1 affect OC1 bit
2077                    ;staa _OC1D,X    ;set OC1 high on compares, others low
2078                    ;done earlier staa _PACTL,X ;enable output driver OC1
2079 FC6D A7 22          staa _TMSK1,X   ;enable OC1 timer ints ($80)
2080
2081                    ;@@@ this should be under interrupt (and maybe power down if slow enough)
2082                    ;Start A/D scanning/convertng
25
2083 FC6F 86 30          ldaa #$30      ;CCFtx/scan/mult ch0-4 :scan 0-4 repeatedly
2084                    ;ldaa #$10       ;scan 0-4 once
2085 FC71 A7 30          staa _ADCTL,X   ;start A/D
2086
2087                    ;*** COPYR copies MODE00 to ram
2088 FC73 CE F8 16        COPYR: ldx #MODE00 ;src here
30
2089 FC76 18 CE 00 12    copybf: ldy #Cumbf   ;dest here
2090 FC7A F8 F8 0B        ldab BFCNT     ;bit field size
2091                    ;fall into
2092                    ;****
2093                    ;COPYM. X points to Src, Y to Dest, B is size. Called everywhere
2094                    ;****
35
2095 FC7D A6 00          COPYM: ldaa 0,x   ;get data
2096 FC7F 18 A7 00        staa 0,y       ;stuff here
2097 FC82 08             inx             ;bump up pointers
2098 FC83 18 08          iny
2099 FC85 5A             decb            ;count down
2100 FC86 2E F5          bgt COPYM       ;until done
2101
40
2102 FC88 39             ;rts
2103                    ;**** end of inits
2104
2105                    ;****
2106                    ;SCIINI. Initialize HOPTR, TLPT, BFSIZ, BAUD, SCCR's
2107                    ;****
45
2108                    ;could use copym but only one byte saved 18L vs 17M

```

```

2109 FC89 CC 00 AA      SCIINI: ldd #IN_BUFSTA ;init hdptrs & dtptrs to start of buffers
2110 FC8C DD A8          std In_hdptr
2111 FC8E DD A8          std In_dptr
2112
5 2113 FC90 CC 00 80      ldd #OUT_BUFSTA
2114 FC93 DD A0          std Out_hdptr
2115 FC95 DD A2          std Out_dptr
2116
2117 ; ldd #0000 ;buffers start out empty
2118 FC97 4F             cira ;buffers start out empty
10 2119 FC98 5F          cirb ;the small way to get D=0
2120 FC99 DD A4          std Out_bffil ; which clears In_bffil in following byte too
2121
2122 ; Initialize SCI registers
2123 FC9B CE 10 00        ldx #REG ;register base
2124 ; ldaa #$00 ;1/8/1 bits. Idle line wakes rcvr
15 2125 ; staa SCCR1
2126 FC9E 6F 2C          clr _SCCR1,X ;setup
2127
2128 ;EE byte for baud rate
2129 ; ifndef CHIPA2
2130 ; ldaa $F803 ;from here
20 2131 ; else
2132 FCA0 B6 F8 03        ldaa BDRATE ;$30 = E/13/1 > 9600 $34 = E/13/16 > 600 baud
2133 ; endif
2134
2135 ; staa BAUD
2136 FCA3 A7 2B          staa _BAUD,X
25 2137
2138 SCIEN: ;EEUPDATE/SAVE returns here to restart Rxint's
2139 FCA5 CE 10 00        ldx #REG ;base again because of EE (6 vs 8)
2140 FCA8 1C 2D 2C        bset _SCCR2,X,$2C ;RcvrIntE,TxEn,RxEn
2141 FCAB 39              rts
2142 ;**** end of sciini
30 2143 ;page

```

```

2144      ;****
2145      ; EE UpDATEs only changed bytes since faster than whole rewrite
2146      ; Copies a piece of code to RAM at IN_BUFSTA since EE disappears on EELAT
2147      ;****
5 2148      ;@@@ we now only update a small block at a time
2149      ;svmsg: db "avin","g" + $80
2150
2151      ;**** SAVE! updates EE
2152 FCAC      SAVE:
2153      ;      bsr EEUPDATE      ;called at command level now
10 2154      ;      bra SCIEN        ;restart Rxints
2155 FCAC      EEUPDATE:
2156      ;      ldx #svmsg        ;inform
2157      ;      jsr PMSG         ;user
2158
2159      ;@@ we should be so fast that no one notices 10msec hick-up
15 2160      ;      sei              ;turn off ints & pray for no COP, XIRQ
2161
2162      ;@ strictly speaking RXint ONLY needs to be off at this point. Later ALL off.
2163 FCAC CE 10 2D      ldx #SCCR2      ;register to mess with
2164 FCAF 1D 00 20      bclr 0,x,$20    ;kill rxint enable (8 bytes)
2165
20 2166 FC82 CE FD 00      ldx #pbee      ;src
2167 FC85 18 CE 00 AA    ldy #IN_BUFSTA ;dst. since usually empty
2168 FC89 C8 10          ldab #(pbee-pbee) ;length less than 256! (16 actually)
2169
2170 FCBB 8D FC 7D      jsr COPYM      ;copy EE subroutine to ram
2171
25 2172 FCBE DE 10          ldx Srcadr      ;current source in ram (EE write adr)
2173      ;      beq pbrt         ;nothing to save, AN ERROR
2174 FCC0 8C F8 00      cpx #EE        ;where EE sits
2175 FCC3 25 31          blo pbrt      ;not EE, skip it!
2176
2177 FCC5 18 CE 00 00    ldy #Wrknul      ;ram table
30 2178 FCC9 C8 10          ldab #RSIZ      ;is this big
2179 FCCB 18 A6 00      pcomp: ldab 0,y ;get current ram data
2180 FCCE A1 00          cmpa 0,x        ;compare with previous saved EE
2181 FCDD 27 1E          beq bdec        ;same so skip pgning this byte
2182
2183      ;
2184 FCD2 37              pshb          ;save counter
35 2185 FCD3 18 3C          pshy          ;save current pointer
2186      ;dbg...
2187 FCD5 36              psha          ;save data
2188 FCD6 8D FE A8      jsr HOUTC2      ;dbg
2189
2190      ;
40 2189 FCD9 32              pula          ;get back
2190 FCDA 36              psha          ;save again
2191 FCD8 BD FE AF      jsr HOUTS      ;dbg
2192
2193 FCDE 32              pula          ;get data back
2194      ;...dbg
2195 FCDF C8 16          ldab #$16      ;byte erase first
45 2196 FCE1 8D 15          bsr pbe        ;do it
2197
2198 FCE3 0E              cli          ;allow an int (but no rxint) since rules still in Ram
2199 FCE4 81 FF          cmpa #$FF      ;did we only need an erase?
2200 FCE6 27 04          beq ffdone      ;yes

```

```

2201
2202 FCE8 C6 02          ldab #92 ;program
2203 FCEA 8D 0C          bsr pbe      ;now
2204
2205 FCEC 0E              ffdone: cli          ;allow a few more ints
5 2206 FCED 18 38          puly          ;recover em
2207 FCEF 33              pulb
2208
2209 FCFO 08              bdec:  inx          ;bump pointers ahead
2210 FCF1 18 08              iny
2211 FCF3 5A              decb          ;and count down
2212 FCF4 26 D5              bne pcomp      ;until zero
10 2213
2214 FCF6                  pbret:
2215 FCF8 20 AD              bra SCIEN      ;restart Rxints
2216                      ; rts          ;done update
2217
2218 [01]                  ifdef COPON      ;copy enabled
15 2219                  ;copset resets the COP timer
2220                  copset: ldab #55      ;COP needs attention
2221                  stab COPRST
2222                  comb          ;flip it to $AA, one byte shorter
2223                  stab COPRST
2224                  rts
2225
20 2226                  ;**** code compression subr
2227                  pbe:  bsr copset      ;reset cop
2228
2229 [01]                  else
2230 FCF8                  pbe:
2231 [00]                  endif
2232
25 2233 FCF8 18 CE 08 98          ldy #2200      ;2500 = 10 msec@ 4cy/day 3333 = 10msec@3/dex + 3/bne
2234 FCFC 0F                  sei          ;stop ALL ints & pray no XIRQ
2235                  ; jmp pbee          ;program byte/erase & ret
2236 FCFD 7E 00 AA          jmp IN_BUFSTA ;its really here
2237
2238                  ;****the following 16 bytes get copied to ram so EEUDATE can call with
30 2239                  ;B set to erase or pgm cmd, Y with delay value, and X pointing to address,
2240                  ;A with value to pgm
2241 FD00                  pbee:
2242 FD00 F7 10 3B          stab PPROG      ;set EELAT
2243 FD03 A7 00          staa 0,x      ;write or erase @ x
2244 FD05 7C 10 3B          inc PPROG      ;EEPROM up
35 2245 FD08 18 09          wt10:  dey          ;count down
2246 FDOA 26 FC          bne wt10      ;until done
2247 FDOC 7F 10 3B          clr PPROG      ;finished
2248 FDOF 39              rts          ;return to EE code
2249 FD10                  pbee equ $      ;end of part copied to ram, 16 bytes
2250                  ;**** end of EEUDATE
40 2251                  .page

```

```

2252          ;*****
2253          ; ENTER; Fiddles memory locations. Operates directly if ADDR < $B000
2254          ; ADJUST; Adjust values of rule table. Asks for rule #, copies to ram if not
2255          ; already there, and then asks for parameter to change.
5 2256          ;@ have fun...
2257          ;*****
2258          ;evmsg: db "nter","@" - $80
2259          ;rnmmsg: db "dj","#" - $80
2260 FD10 00 0A C5          ;e1msg: db CR,LF,"E" - $80          ;"Elem","#" + $80
2261          ;nvmsg: db "Ne","w" + $80
10 2262          ;*****
2263 FD13          update:
2264 FD13 9C 10          ;cpx Srcadr          ;same as current request in X?
2265 FD15 27 0D          ;beq ?endud          ;yes, no RAM update required
2266
2267          ;@ do we want to prompt for save? Do we want a reread?
15 2268          ;jsr EEUPDATE          ;different, need to update EE before overwrite
2269 FD17
2270 FD17 DE 44          ;ldx Msbb          ;recover requested source address
2271 FD19 DF 10          ;stx Srcadr          ;new set will be from here
2272 FD1B 18 CE 00 00          ;ldy #Wrkrul          ;destination is..
2273 FD1F C6 10          ;ldab #RSIZ          ;this big
20 2274 FD21 8D FC 7D          ;jsr COPYM          ;copy new set to ram
2275
2276 FD24 DE 10          ;?endud: ldx Srcadr          ;get it again (unfortunately)
2277 FD26 DF 25          ;stx Offadr          ;fix offset for print outs
2278 FD28 CE 00 00          ;ldx #Wrkrul          ;this is where data now (or still) sits
2279 FD2B DF 4B          ;stx Adjadr          ;setup work pointer
2280 FD2D 39          ;rts
25 2281
2282          ;***** ENTER;          ;uses absolute address, no rule fiddling
2283 FD2E          ENTER:
2284          ;ldx #evmsg          ;enter value message
2285          ;bsr GETNUM          ;input an address. Returns to main if nothing entered
2286 FD2E 8D 67          ;bsr GETVAL          ;get a value. Return to main if none.
30 2287
2288 FD30 CE 01 10          ;ldx #$0110          ;header 1 line, 16 elements
2289 FD33 BD FE D6          ;jsr ENTDMF          ;do header & data @ Msbb
2290
2291 FD36 4F          ;clr          ;zero
2292 FD37 5F          ;clrb          ;the small way to get D=0
35 2293 FD38 DD 25          ;std Offadr          ;assume direct addr. Clear offset
2294
2295 FD3A DE 44          ;ldx Msbb          ;get the address to fiddle
2296 FD3C 8C B8 00          ;cpx #$B800          ;lower limit of EE
2297 FD3F 25 2E          ;blo fuladr          ;no EE udate, use it directly
2298
2299 FD41 8D D0          ;bsr update          ;update EE if different from current
40 2300
2301 FD43 2D 2A          ;bra fuladr          ;to common code
2302
2303          ;***** ADJUST;          ;twiddle rules, (handler user interface
2304 FD45          ADJUST:
2305          ;ldx #rnmmsg          ;rule # msg
45 2306          ;bsr GETNUM          ;input rule #. Returns to main if nothing entered
2307 FD45 8D 50          ;bsr GETVAL          ;get a value. Return to main if none.
2308

```

EP 0 549 855 A2

```

2309 FD47 D6 45      ldab Lsbb      ;get rule # into B
2310 FD49 37          pshb          ;save for 2nd rule difference
2311 FD4A BD FA 3A    jsr GETEDR    ;get rule's address from indexed table (we think)
2312                bcs ?nrul      ;already in RAM
5 2313
2314                stx Adjadr      ;save it here for later use
2315 FD4D DF 44          stx Msbb      ;& stuff for memdmp to use
2316 FD4F 8D C2          bsr update   ;update EE if needed
2317
2318 FD51 33            ?nrul: pulb      ;recover rule #
2319 FD52 5C            incb          ;next rule #
10 2320 FD53 BD FA 3A    jsr GETEDR    ;get next rules's address
2321                ;bcs not needed here since if rule was in ram, this one wouldn't be
2322                ;and if it wasn't, rule would have been put there by update
2323
2324 FD56 8F            xgdx          ;into D
2325 FD57 93 10          subd Srcadr    ;find address difference
15 2326                bne ?adnz      ;address difference NOT zero, may be ok
2327
2328                ;if difference=0 then same rule at both locations. Do we get the NEXT one up &
                ;try again?? For now, just limit to 16 elements.
2329
2330 FD59 C4 0F          andb #SOF     ;and B has length (16 max)
20 2331 FD5B 26 02          bne ?bnz      ;reasonable length?
2332
2333 FD5D C6 10          ldab #S10     ;limit to 16
2334 FD5F 86 01          ?bnz: ldaa #1  ;one line of info, b has length
2335 FD61 8F            xgdx          ;swap to X
2336 FD62 8D FE CB      jsr ADJDMP    ;let memdump do the work
2337
25 2338 FD65 CE FD 10'   idx #elmsq   ;element #
2339 FD68 8D 2A          bsr GETNUM    ;get info, returns to main if no entry
2340
2341                ldd Adjadr      ;recover basic address.
2342                addd Msbb      ;include element offset (16bit)
30 2343                xgdx          ;into x
2344                ;since we can't be more than 16 elements offset
2345 FD6A DE 48          idx Adjadr    ;get basic address in RAM!!
2346 FD6C D6 45          ldab Lsbb    ;include element offset
2347 FD6E 3A            sbx          ;include in X
2348 FD6F 8D 12          fuladr: bsr prnadr ;tell them
2349
35 2350 FD71 20 3C          bra tadj    ;tune it
2351
2352                ;RTDSPH uses these. X preset to Adjadr by CMDSPH
2353 FD73                SETADR:
2354 FD73 8D FF 3D          jsr HEX_BIQ   ;get an address
2355 FD76 25 28          bcs getret    ;no input, use old value (RTS)
2356
40 2357 FD78 4F            clra
2358 FD79 5F            clrb          ;the small way to get D=0
2359 FD7A DD 25          std Offadr    ;clear offsets
2360
2361 FD7C DE 44          idx Msbb      ;get input value
2362 FD7E 20 03          bra prnadr    ;stuff & print
45 2363
2364 FD80                INCADR:

```



```

2365 FD80 08          inx          ;modify pointer
2366 FD81 08          inx          ;compensate for falling into dex
2367 FD82
2368 FD82
2369 FD82 09          dex          ;modify pointer
5 2370
2371          ;limit the address to modulo 16
2372          ; xgdx          ;swap to D for limits
2373          ; clra          ;high order of address < 256 (RAM @ 0)
2374          ; andb #$F      ;modulo 16, A will be zero
2375          ; xgdx          ;back to X
10 2376          ;fall into ...
2377
2378 FD83 DF 4B          prnadr: stx Adjadr      ;save for RTDSPH functions
2379 FD85 3C          pshx          ;save Ram address
2380 FD86 8F          xgdx          ;swap into D
2381 FD87 D3 25          addd Offadr      ;equivalent address offset (since data's at zero now)
2382 FD89 8F          xgdx          ;back to X
15 2383
2384 FD8A BD FE A8          jsr HOUTC2      ;print it
2385
2386 FD8D 38          pulx          ;recover ram address
2387 FD8E BD FE A2          jsr CRLF      ;new line &
2388
20 2389 FD91 7E FF 0C          jmp svp          ;prompt for adjustments
2390
2391          ;*****
2392          ;GETNUM: prompts with message @ X & gets a number with echo. Returns to main i
2393          ;no entry.
25 2394          ;GETVAL As above but no message.
2395          ; Placed here so BSR's in possible
2396 FD94 BD FE 71          GETNUM:      jsr PMSG      ;prompt user
2397
2398 FD97 BD FF 3D          GETVAL:      jsr HEX_BIQ      ;get value
2399
2400          ; bcs NULL          ;no entry, return directly
30 2401 FD9A 24 01          bcc ?getok      ;no error, normal return
2402
2403 FD9C 38          pulx          ;pop callers address. Returning to MAIN      now
2404 FD9D          ?getok:
2405          ; idx Mebb          ;get value
2406          ; jmp HOUT25          ;echo it
35 2407
2408 FD9D 0C          cld          ;make certain no error to MAIN
2409 FD9E 39          getret: rts          ;also used by SETADR
2410
2411          ;*****
2412          ; TUNE| write values to the motor
40 2413          ;@ Could we use adjust functions??
2414          ;*****
2415          ;tnmsg: db "une", " " + $80
2416 FD9F          TUNE:
2417          ; idx #tnmsg
2418          ; jsr PMSG          ;tune msg
45 2419
2420 FD9F 14 41 01          bset Flag2,TFLG      ;stop state diagram, set tuning flag

```

EP 0 549 855 A2

```

2421
2422 FDA2 CE FD C7      ldx #textit      ;tune exit
2423 FDA5 3C           pshx      ;setup as return for RTDSPH if ESC entered
2424
5 2425                ;;      ldx #Adjadr      ;last address adjusted
2426                ;;      ldx 0,x      ;get value
2427                ;;      staa Tmot      ;save here
2428
2429 FDA6 CE 00 4D      ldx #Tmot      ;address to fiddle
2430 FDA9 DF 4B      stx Adjadr      ;setup for keyboard
2431
10 2432 FDAB 4F          cira
2433 FDAC 5F          cirb      ;the small way to get D=0
2434 FDA0 DD 25      std Offadr      ;Zero offset for correct print out
2435
2436                ;entry here from enter and adjust
2437 FDAF BD FE A2      tadj:      jsr CRLF      ;new line for echos
15 2438 FDB2 BD FF 21      ?slp:      jsr IN_DQ      ;get a char
2439 FDB5 25 FB          bcs ?slp      ;none avail, loop here
2440
2441 FDB7 BD F9 2F      jsr RTDSPH      ;adjust a variable
2442 FDBA 25 F6          bcs ?slp      ;not one of ours so loop again
2443
20 2444 FDBC 13 41 01 F2      bclr Flag2,TFLG,?slp      ;not tuning motor, skip motor update code
2445
2446 FDC0 96 4D          ldx Tmot      ;from new temporary value
2447 FDC2 BD FB 76      jsr LD_MOTOR      ;scale to Mtime
2448 FDC5
2449 FDC5 20 EB          bra ?slp      ;and hang around until ESC causes exit
25 2450
2451                ; entered by escexit's attempt to return to main
2452 FDC7                textit:
2453 FDC7 15 41 01      bclr Flag2,TFLG      ;reenable state machine
2454                ; adjust's abort exit too
2455 FDCA                andadj:
30 2456 FDCA 39          rts      ;return to main
2457                .page

```

```

2458      ;*****
2459      ; Serial communication interrupt routine
2460      ;*****
2461      ; Need to enable ints earlier. Clear rxint & txint for each routines section
2462      ; also need a get char function that doesn't move tlpntr so editing possible!

5
2463      ;@ Needs to be sped up. @9600B less than 1msec/char available, + other ints!
2464      FDCB      SCHINT:
2465      FDCB      CE 10 00      ;ldx #REG      ;base
2466      ;      ldaa SCSR      ;who interrupted?
2467      FDCE      A6 2E      ;ldaa _SCSR,x    ;who interrupted?
10      FDD0      85 20      ;bita #$20      ;Tx/Tc/Rdrf/ldi Or/Nt/Fe/X
2469      FDD2      27 36      ;beq trantst    ;is NOT the receiver, maybe tx
2470
2471      ;      ldaa SCDR      ;IS receiver, so get character
2472      FDD4      A6 2F      ;ldaa _SCDR,x    ;IS receiver, so get character
2473      FDD6      84 7F      ;anda #$7f      ;clear parity
15      2474
2475      FDD8      81 13      ;cmpa #XOFF     ;is it XOFF?
2476      FDDA      26 05      ;bne ?xont      ;nope
2477
2478      FDDC      14 40 80      ;bset Flag1,XFRFLG ;stop further tx. Xoff received
2479      FDDF      20 52      ;bre notran     ;stop immediately
2480
20      2481      FDE1      81 11      ;?xont: cmpa #XON  ;:XON?
2482      FDE3      26 0B      ;bne wt_in      ;nope, must EN_Q it
2483
2484      FDE5      15 40 80      ;bclr Flag1,XFRFLG ;XON, let tx go
2485      FDE8
2486      FDE8      96 A4      ;ldaa Out_bffil ;stuff avail? (lda shorter than tst)
25      2487      FDEA      27 3F      ;beq endint     ;no, so fini, nothing to TX now that we're allowed.
2488
2489      FDEC      8D 41      ;bsr txon      ;startup tx ints
2490
2491      FOEE      20 1A      ;bra trantst    ;and process pending int
2492
30      2493      ;****
2494      ; Queue the character in acca --> input buffer
2495      ; change to 8 bit offsets for speed/size? ABX with b as offset
2496      ;****
2497      ;@ this is a TRAP. Can't get characters out since we're hung waiting
2498      ;@ in an ISR!!!
2499      FDF0      D6 A5      ;wt_in: ldeb in_bffil ;get current size
35      2500      FDF2      C1 11      ;cmpb #IN_BFMAX ;check for room
2501
2502      ;* send XOFF if near full
2503
2504      ;      bhi wt_in      ;we'll have to wait for room
2505      FDF4      22 14      ;bhi trantst     ;we'll just have to loose char while we wait for room
40      2506      ; could load bmax into b and loop on cmp bffil for tighter loop
2507      ;@could also allow 2 chars more into buffer until xoff takes effect
2508
2509      FDF6      3C      ;pshx      ;save reg pointer
2510      FDF7      DE A6      ;ldx in_hdptr    ;get head pointer
2511      FDF9      A7 00      ;staa 0,X      ;and store char in que
45      2512
2513      FDFB      7C 00 A5      ;inc in_bffil    ;one more in queue, safe from int's

50

55

```

```

2514
2515 F0FE 08          inx          ;step pointer ahead
2516 F0FF 8C 00 8F    cpx #IN_BFEND ;past end?
2517 FE02 23 03      bts in_norap1 ;no, no wrap needed
5  2518 FE04 CE 00 AA  ldx #IN_BUFSTA ;yes, wrap back to the start of buffer
2519
2520 FE07          in_norap1:
2521 FE07 DF A6      stx in_hdptr    ;update hdptr
2522 FE09 38        pulx          ;recover reg pointer
2523
10 2524          ;fall through to..
2525
2526          ;****
2527          ;txint serviced here after rx does work (also rx bra's if XON/XOFF)
2528          ;****
2529 FE0A          trantst:
15 2530 FE0A A6 2E    ldx _SCSR.X    ;is it the transmitter?
2531 FE0C 2A 1D      bpl endint     ;no, so we're done poll (TXBE = MSB, high is neg)
2532
2533 FE0E 12 40 80 21 brset Flag1,XFRFLG,notran ;Xoff? Yes, turn off txint for now
2534
2535 FE12 96 A4      ldx Out_bffil   ;is there anything left to transmit?
2536 FE14 27 1D      beq notran     ;empty, so skip to end & kill future ints
20 2537
2538 FE16 DE A2      ldx Out_tiptr   ;get pointer
2539 FE18 A6 00      ldx 0,x        ;get char
2540 FE1A 87 10 2F  staa SCOR      ;send it out
2541 FE1D
2542 FE1D 08        inx          ;skip to next spot
25 2543 FE1E 8C 00 9F  cpx #OUT_BFEND ;did we fall off end of buffer?
2544 FE21 23 03      bts out_nowrp2 ;no, skip wrap
2545
2546 FE23 CE 00 80   ldx #OUT_BFSTA ;yes, point back to the start
2547
30 2548 FE26          out_nowrp2:
2549 FE26 DF A2      stx Out_tiptr   ;update tail pointer
2550 FE28 7A 00 A4   dec Out_bffil   ;one less occupied space
2551
2552          ;;      cmpa #OUT_BFMIN ;should we send XON character?
2553          ;;      bhi out_nxon    ;no
2554
35 2555          ;;Send XON, space available
2556          ;;out_nxon:
2557
2558 FE2B 3B        endint: rti          ;return later
2559
2560          ;**** called by rxint for Xon, and OUT_QC :> A must be preserved
40 2561 FE2C CE 10 00  txon: ldx #REG      ;for out_qc
2562 FE2F 1C 2D 80    txon: bset _SCCR2,x,$80 ;set Tx Int En if not already up
2563
2564 FE32 39        rts
2565
2566          notran: ;@ bclr??      ;entered by rxint XOFF
45 2567          ; ldx _SCCR2        ;get current flags
2568          ; anda #$7f          ;disable transmit interrupts
2569          ; staa _SCCR2        ;by lowering enable
2570
50
55

```

```

2571                                :      Idx #REG      :pointer
2572 FE33 1D 2D 80                    bclr _SCCR2,x,$80      :disable tx int's
2573
2574                                XRET:  ;xirq rti
2575 FE36 38                          rti                    :all done here
2576
2577                                :***** here for bsr limits
2578 FE37 0D 0A 20 20 20              spmsg: db CR,LF," " + $80 :blanks for memdmp
2579 FE3C 20 A0
2579                                :*****
2580                                : Queue the character in acca --> output buffer
2581                                : Returns A unchanged
2582                                :;; change to 8 bit offsets from x to improve speed/size since only 256 RAM
2583                                :;; use 8 more !
2584                                :Preserves B & X & A
2585                                :*****
2586 FE3E                                OUT_QC:
2587 FE3E 37                          pshb                    :Save bytes elsewhere
2588 FE3F 3C                          pshx                    :since we're doing this a lot
2589
2590 FE40 D6 A4                        wt_out: ldab Out_bfil    :get current size
2591
2592                                :@@@ should probably be a ram location
2593 FE42 C1 1F                        cmpb #OUT_BFMAX          :check for room
2594 FE44 22 FA                        bhi wt_out                :we'll have to wait for room
2595                                :; or load ac with max and loop on compare bfil for tighter loop
2596                                :;perhaps set carry and return instead of looping
2597
2598 FE46 DE A0                        Idx Out_hdptr            :get head pointer
2599 FE48 A7 00                        stae 0,X ;and store char in que
2600
2601 FE4A 7C 00 A4                    inc Out_bfil            :one more in queue ;Int's can't affect inca
2602
2603 FE4D 08                          lnx                      :step pointer ahead
2604
2605 FE4E 8C 00 9F                    cpx #OUT_BFEND        :past end?
2606 FE51 23 03                        bls out_norap1         :no, no wrap needed
2607
2608 FE53 CE 00 80                    Idx #OUT_BFSTA         :yes, wrap back to the start of buffer
2609
2610 FE56                                out_norap1:
2611 FE56 DF A0                        stx Out_hdptr            :update hdptr
2612
2613 FE58 8D D2                        bsr txonx              :start up ints now that X can be mangled
2614
2615 FE5A 38                          pulx                    :get it all back
2616 FE5B 33                          pulb
2617 FE5C 0C                          cld                      :prevent errors
2618
2619 FE5D 39                          rts                      :of OUT_QC
2620                                .page

```

```

2621      ;****|
2622      ;FREM0D:      bclr Flag2,MFLG  ;clear mode locked flag
2623      ;      idx #?frmsg      ;and inform
2624      ;      bra mnd      ;common end
5      2625
2626      ;?frmsg: db "re","e" + $80
2627      ;!cmsg: db "ocke","d" + $80
2628
2629      ;****|
2630      ;LOCM0D:      bset Flag2,MFLG  ;set mode locked flag
10     2631      ;      idx #!cmsg
2632      ;mnd:      ;fall into PMSG
2633      ;      bra PMSG
2634      ;**** some of the commands called from RTTBL
2635      ; Esc exit. CMDDISP jumps to here if ESC entered
2636      FE5E      ESCEXIT:
15     2637      ;      pulx      ;pop RTDSPH return (2 not used if BRA cmdsph)
2638      FE5E 38      pulx      ;pop caller return (Tune, Dump, etc)
2639
2640      FE5F 39      rtend: rts      ;should land us in main
2641
2642      ;*****
20     2643      ;puts up new line prompt
2644      FE60      lprompt:
2645      FE60 8D 40      bsr CRLF      ;New line on screen
2646
2647      FE62 96 18      ldaa Curmod      ;get current mode
2648      FE64 8D 59      bsr QUTRH      ;right hand nybble out
25     2649
2650      FE66 96 19      ldaa Currul      ;current new rule
2651      FE68 8D 45      bsr HOUTS      ;print rule
2652
2653      FE6A 15 41 08      bclr Flag2,CFLG  ;clear current rule needs print flag
2654
2655      FE6D 86 2A      LDAA #PROMPT      ;Prompt character
30     2656      FE6F 20 CD      bra OUT_QC      ;Stuff in que & return
2657
2658      ;***** end lprompt
2659
2660      ;****
35     2661      ;PMSG. print string @ X, null or hi-bit terminated
2662      ;BSRs OUT_QC
2663      ;****
2664      FE71      PMSG:
2665      ;;      tpa      ;get CC
2666      ;;      psha      ;save. others may need C bit info
2667
40     2668      FE71 A6 00      ldaa 0,x      ;get char
2669      FE73 27 09      beq ?pmd      ;zero is end
2670
2671      FE75 84 7F      anda #$7F      ;clear high bit to get rid of funny IBM chars
2672      FE77 8D C5      bsr OUT_QC      ;print it (PMSG)
2673
45     2674      FE79 6D 00      tst 0,x      ;check for end, MSB high
2675      FE7B 08      inx      ;point to next byte
2676      FE7C 2A F3      bpl PMSG      ;more if MSB=0
2677      FE7E      ?pmd:

```

```

2678          :      clc          ;stop possible errors (tst cleared C)
2679
2680          :      pula
2681          :      tap          ;restore CC's
5 2682          :@CC save/restore currently bombs. WHY?
2683
2684 FE7E 39          :      rts          ;all done
2685
2686          :**** CR then CNTRO
2687          :CRCNTR:      bsr CRLF          ;newline
10 2688
2689          :**** counts up # of values in B, printing as it goes
2690          :CNTRO: clra          ;start @ zero
2691 FE7F          CNTR:
2692          :      pshx          ;save
2693 FE7F 37          :      pshb          ;this too
15 2694 FE80          :cntrl:
2695          :      psha          ;save
2696          :      bsr HOUTS          ;print it
2697
2698          :      decb          ;count down
2699          :      bitb #7          ;module 7
20 2700          :      bne ?nspc2          ;no space yet
2701
2702          :      bsr OUTS          ;cntr spc out
2703
2704          :?nspc2: pula          ;recover
2705          :      inca          ;next value
25 2706
2707          :      tstb          ;flags
2708          :      bne cntrl ;not yet
2709          : 5 bytes saved. (looked like 10 but bsr/rtspshx/pulx ate 5)
2710 FE80 8D OF          :      bsr phbc ;subr to print, countb etc. saves a & inca
2711
30 2712 FE82 26 FC          :      bne cntrl ;B not zero, more to do
2713
2714 FE84 33          :      pulb          ;recover
2715          :      pulx          ;too
2716 FE85 39          :      rts
35 2717
2718          :****
2719          :PHMSG. print hex string @ X, space separated, B has length
2720          :BSRa HOUTS
2721          :Saves B
2722          :****
2723 FE86 8D 1A          PHMSGC:      bsr CRLF          ;new line
40 2724 FE88 37          PHMSG: pshb          ;save it
2725 FE89 A6 00          :?phmsg: ldaa 0,x          ;get value
2726 FE8B 8D 04          :      bsr phbc ;call print subr
2727
2728 FE8D 26 FA          :      bne ?phmsg          ;not done yet
2729
45 2730 FE8F 33          :      pulb          ;recover
2731 FE90 39          :      rts          ;return
2732
2733          :**subr for CNTR & PHMSG
2734 FE91 36          phbc:  psha          ;save for other caller (cntrl)

```

```

2735 FE92 8D 1B          bsr HOUTS          ;hex out with space (PHM)
2736
2737 FE94 08             inx                  ;next up (or wasted cycles if cntr)
2738 FE95 5A             decb                 ;count down
5 2739                  bitb #57 ;modulo 7
2740 FE96 05 03          bitb #33 ;modulo 4
2741 FE98 26 02          bne ?nospc          ;no addition space output
2742
2743 FE9A 8D 15          bsr OUTS             ;add an extra one
2744
10 2745 FE9C 32          ?nospc: pula          ;recover. the other caller (cntr) needs this
2746 FE9D 4C             inca                ;count up.
2747
2748 FE9E 5D             tstb                ;set flags
2749 FE9F 39             rts                  ;return with CCs set
2750
15 2751                  ;**** CRLF sends out cr & lf
2752                  ;Leaves A as LF
2753                  ;**** CRR CR only
2754                  ;**** HOUTSC. HOUTS + CRLF
2755 FEA0 8D 0D          HOUTSC: bsr HOUTS      ;print it first
2756                  ;fall into
20 2757 FEA2 8D 71          CRLF: bsr CRR        ;CR first
2758
2759 FEA4 86 0A          ;idea #LF :LF next
2760 FEA6 20 96          outa: bra OUT_QC       ;stuff & return (also used by HOUT.. exits)
-----
2761
25 2762                  ;****
2763                  ; HOUT2S. Hex OUT 2 Space from X value
2764                  ; A returns as SPC. X, B unchanged
2765                  ; BSRs: HOUT, HOUTS
2766 FEA8 8D F8          HOUTC2: bsr CRLF        ;newline
2767 FEAA
2768 FEAA 3C             HOUT2S:                pshx          ;save current value
2769 FEAB 32             ;                        pula          ;get high order byte
30 2770 FEAC 8D 07          bsr HOUT           ;print it (HOUTS)
2771
2772 FEAE 32             ;                        pula          ;get low order byte
2773                  ; bsr HOUTS          ;print it with space
2774                  ;fall into
35 2775                  ;****
2776                  ; Hex OUT Space. Hex out with space
2777                  ; A returned as space, B & X ok
2778                  ; JSRs: OUT_QC
2779                  ; BSRs: HOUT
2780                  ;****
40 2781 FEAF
2782 FEAF 8D 04          HOUTS: bsr HOUT         ;print it
2783
2784 FEB1 86 20          OUTS:  idea #SPC        ;followed by..
2785                  ; bra OUT_QC          ;which returns
2786 FEB3 20 F1          ; bra outa          ;which returns
2787
45 2788                  ;****
2789                  ; Hex OUT. converts the byte in A to hex and outputs
2790                  ; Calls: OUT_QC.
2791                  ; Destroys A, B & X ok

```



```

2792          ;****
2793 FEB5 36      HOUT:  psha          ;save it
2794 FEB6 8D 03    bsr ?outh        ;send left half
2795
5 2796 FEB8 32    pula          ;recover
2797 FEB9 20 04    bra OUTH        ;send right half and let IT return
2798
2799 FEB8 44      ?outh:  lsr         ;get high nybble first
2800 FEBC 44      lsr
2801 FEBD 44      lsr
10 2802 FEBE 44    lsr
2803
2804 FEBF 84 0F    OUTH:  anda #$0f    ;mask out high nybble
2805 FEC1 8B 30    adda #$30          ;convert to numeric
2806 FEC3 81 39    cmpe #$39          ;in 0-9 range?
2807 FEC5 2F 0F    ble outa ;yes
2808
15 2809 FEC7 8B 07    adda #$07        ;bias to A-F
2810 FEC9 20 0B    bra outa ;send & return (hout)
2811          ;****
2812
2813          ;*****
20 2814          ; MEMDMP[ dumps 256 Memory values at address given
2815          ; Bsr's to HOUT & HOUTS & HOUTC2 &
2816          ; ENTDMF uses Mabb for address, lowX for width, hiX for line count.
2817          ;*****
2818          ;lth equ 16 ;line length memdmp
2819 FEB5 4F      ADJDMP:  clra          ;start header at zero always
2820 FEB6 20 0A    bra memin
2821
25 2822 FECE BD FF 3D    MEMDMP:  jsr HEX_BIQ ;get start value ;@@ bsr?
2823 FED1 25 23    bca memd          ;no entry so quit.
2824
2825 FED3 CE 10 10    ldx #$1010      ;16 lines, 16 elements
2826
30 2827 FED6 96 45    ENTDMF:  ldaa Lsbb ;start header count here
2828 FED8 97 48    memin:  staa Acnt    ;stuff for later use
2829 FEDA DF 46    stx Lcnt ;set line count & length from X
2830
2831 FEDC CE FE 37    ldx #apcmag      ;first part
2832 FEDF 8D 90    bsr PMSG          ;of header (MDMP)
35 2833
2834 FEE1 96 48    ldaa Acnt          ;get starting count
2835 FEE3 D6 47    ldab Lth ;& line length
2836 FEE5 8D 98    bar CNTR          ;the rest of the header
2837
2838 FEE7 D6 48    ldab Lcnt          ;# of lines to dump
40 2839 FEE9 DE 44    ldx Mabb        ;load fetch pointer
2840
2841 FEEB 8D BB    ?mlp:  bsr HOUTC2    ;print CR, X & space
2842
2843 FEED 37      pshb              ;save line counter
2844
45 2845 FEEE D6 47    ldab Lth ;this many out
2846 FEFO 8D 96    bsr PHMSG          ;of this string
2847
2848 FEF2 33      pulb              ;recover line counter

```

```

2849 FEF3 5A          decb          ;count loop down
2850 FEF4 26 F5          bne ?mip      ;on we go
2851
2852 FEF8 39          mend: rts          ;until done # of lines
5 2853
2854          ;***** INC/DEC var addresses
2855          ;X set by RTDSPH to Adjadr
2856 FEF7          INCVAR:
2857 FEF7 6C 00          inc 0,x          ;bump up value
2858 FEF9 20 11          bra svp
10 2859
2860 FEF8          DECVAR:
2861 FEF8 6A 00          dec 0,x
2862 FEFD 20 0D          bra svp
2863
2864 FEFF          SETVAR:
15 2865 FEFF BD FF 3D          jsr HEX_BIQ      ;get a value
2866 FF02 25 F2          bcs mend      ;no input, use old value (RTS)
2867
2868 FF04 D6 45          ldab Lsbb      ;lower order of value input
2869 FF06 DE 4B          idx Adjadr      ;recover value's address
2870 FF08 E7 00          stab 0,x      ;change value
2871
20 2872          ; bsr CRLF      ;overwrite old screen data
2873 FF0A 8D 09          bsr CRR      ;overwrite old screen data
2874
2875 FF0C E6 00          svp: ldab 0,x      ;retrieve new value
2876 FF0E 86 7C          ldaa #' '      ;delimiter
2877
25 2878          ;*****
2879          ; print character in A & value in B with trailing space
2879 FF10          PCHARV:
2880 FF10 8D 05          bsr outc ;bsr OUT_QC      ;print the char (pcv)
2881
2882 FF12 17          tba          ;get value
2883          ; bra HOUTS      ;dump out and return
30 2884 FF13 8D 9A          bsr HOUTS      ;dump out
2885
2886          ; bra CRR      ;cr only & return
2887          ;fall into
2888
2889 FF15 86 0D          CRR: ldaa #CR      ;CR only
35 2890 FF17 7E FE 3E          outc: jmp OUT_QC      ;stuff & return (CRR)
2891
2892          ;*** end of PCHARV & CRR
2893
2894          ;*****
40 2895          ; PRULS| prints formatted rules to screen (eventually) using adjust subs
2896          ; Redundant!
2897          ;PRULS:          ;dbg
2898          ; idx #0110      ;header 1 line, 16 elements
2899          ; jsr ENTOMP      ;do header & data @ Mabb
2900
2901          ; idx Adjadr
45 2902          ; bsr HOUTC2
2903
2904          ; idx Mabb
2905          ; bra HOUTC2
50
2906
2907          ;***** end of PPARS
2908          ;page
55

```

```

2909          ;****
2910          ; IN_DQ. DeQueue an input character into A
2911          ; IN_EDQ. Echoed DeQueue
2912          ; Alters A
5 2913          ; Use B ? Indexed refs? common OUT_DQ code?
2914          ;****
2915          ;@ use in_dqw for those callers looping with BCS to IN_DQ
2916
2917 FF1A 8D 05          IN_EDQ: bsr IN_DQ          ;get a char
2918
10 2919 FF1C 25 08          bcs nie          ;no input to echo so end, passing C
2920
2921          ; bsr IN_DQW          ;wait for a char
2922 FF1E 7E FE 3E      jmp OUT_QC          ;echo it & return
2923
2924          ; IN_DQW:          bsr IN_DQ          ;call it
2925          ; bcs IN_DQW          ;hang around
15 2926
2927          ; rts
2928
2929 FF21          IN_DQ:
2930 FF21 96 A5          lds in_bfll          ;get size (TST larger)
2931 FF23 28 02          bne in_cont          ;have data?
20 2932
2933 FF25 0D          sec          ;NO, set carry & return A as zero
2934 FF26 39          nie: rts
-----
2935
2936 FF27          in_cont:
2937 FF27 3C          pshx          ;save it now
25 2938 FF28 DE A8          ldx in_tptr          ;get pointer
2939          ; lds 0,x          ;get char
2940 FF2A A6 00          lds 0,x          ;get char
2941 FF2C
2942 FF2C 08          inx          ;skip to next spot
2943 FF2D 8C 00 BF      cpx #IN_BFEND          ;did we fall off end of buffer?
30 2944 FF30 23 03      bls ?in_nowrp2          ;no, skip wrap
2945
2946 FF32 CE 00 AA      ldx #IN_BUFSTA          ;yes, point back to the start
2947 FF35          ?in_nowrp2:
2948 FF35 DF A8          stx in_tptr          ;update tail pointer
35 2949 FF37 7A 00 A5      dec in_bfll          ;one less occupied. Int's can't split this instruction
2950
2951          ; should lds bfmin and compare directly?
2952          ; lds in_bfll
2953          ; cmpa #IN_BFMIN          ;should we send XON character?
2954          ; bpl in_nxon          ;no
40 2955
2956          ;***** Yes, send XON, space available
2957          ;@@@ this needs development. How do you jam into output stream? Use Flags?
2958          ;in_nxon:
2959          ; tba          ;copy to a
2960 FF3A 0C          clc          ;no error flag
45 2961 FF3B 38          pulx          ;recover reg
2962 FF3C 39          rts          ;we're done
2963
2964          ;*****

```

```

2965      ; HEX_BIN. Convert Ascii hex value
2966      ; DEC_BIN. Convert the characters in buffer to decimal and save in msbb/labb
2967      ; Stops at non-numeric char which gets returned in upper case.
2968      ; Carry set if no data to do
2969      ; Mangles A,B, X
2970      ; *****
2971      ;@@@ Should NOT convert char to upper case??
2972 FF3D 86 3F      HEX_BIN:ldaa #'?' ;prompt...
2973 FF3F 8D FE 3E      ;sr OUT_QC      ;for input (hexbiq)
2974
2975 FF42      HEX_BIN:
2976      ;      bset Flag1,HFLG      ;set hex bit
2977      ;      bra ?cidd      ;skip past decimal
2978
2979      ;DEC_BIN:
2980      ;      bclr Flag1,HFLG      ;clr hex bit
2981
2982      ;@@@ may want a form that skips clear?
2983 FF42 4F      ?cidd:  clra      ;clear value
2984 FF43 5F      ;      clrb      ;the smaller way
2985 FF44 0D 44      ;      std Msbb      ;here, gets Lsbb too
2986      ;      bclr Flag1,NFLG      ;start out positive
2987
2988 FF46 8D 18      ;      bsr rgchk      ;get char & range check
2989
2990 FF48 25 34      ;      bcs cend      ;out of bounds, return error, no input
2991
2992 FF4A 20 04      ;      bra ?a2      ;ok, lets go with 1st time in
2993      ;      bcc ?a2      ;a valid 1st char
2994      ;      cmpa #'-'      ;negative sign?
2995      ;      beq ?sneg      ;set negative
2996
2997      ;      cmpa #'+'      ;plus
2998      ;      bne cend      ;invalid 1st char
2999      ;      bclr Flag1,NFLG      ;clr negative flag
3000      ;      bra ?a1
3001      ;?sneg: bset Flag1,NFLG      ;set negative flag
3002      ;      fall into additional chars loop
3003 FF4C 8D 12      ?a1:  bsr rgchk      ;get char & check limits
3004
3005 FF4E 25 24      ;      bcs aend      ;not valid, we're done
3006      ;      bcs anend      ;not valid, we're done
3007 FF50
3008 FF50 80 30      ?a2:  suba #'0'      ;OK so far, strip down ascii
3009 FF52 16      tab      ;place in low half
3010 FF53 8F      xgdx      ;swap to x
3011
3012 FF54 DC 44      ;      ldd Msbb      ;get old value
3013 FF56 05      ;      asld      ; *2
3014 FF57 05      ;      asld      ; *2 = 4
3015      ;      bclr Flag1,HFLG,dddec      ;hex way?
3016
3017 FF58 05      ;      asld      ;yes, *2 = 8
3018      ;      bra ?dhex
3019      ;      ;do hex
3020      ;?ddec: addd Msbb      ; + 1 = 5
3021      ;?dhex:

```

```

3022 FF59 05      asid      ; *2=X10 or X16
3023
3024 FF5A 8F      xgdx      ;;swap back
3025 FF5B 3A      abx        ;;add in digit
5  3026 FF5C DF 44  stx Msbb    ;;store it
3027 FF5E 20 EC      bra ?a1    ;loop for more
3028
3029      ;*****
3030 FF60 8D B8      rgchk: bsr IN_EDQ    ;get char with echo
70 3031 FF62 25 FC      bcs rgchk    ;none avail, wait
3032
3033 FF64 81 60      cmpa #' '      ;lower case?
3034 FF66 2D 02      blt ?rgck ;no, less than 1st L.C. char
3035
3036 FF68 80 20      suba #$20      ;change to upper case
15 3037 FF6A      ?rgck: brcir Flag1,HFLG,dchk    ;Hex accepted? Bra if not
3038
3039      ;
3040 FF6A 81 41      cmpa #'A'      ;in range?
3041 FF6C 2D 08      blt dchk    ;too small, may be 0-9
3042
3043 FF6E 81 46      cmpa #'F'      ;
20 3044 FF70 2E 0C      bgt cend ;too big to be used
3045
3046 FF72 80 07      suba #7        ;shift it to 10-15
3047      bra aend ;ok exit
-----
3048
3049 FF74 0C      aend:  clc          ;return no error code & next char in upper case
25 3050 FF75 39      rts          ;we're done. Return to caller
3051
3052      ;anend: brcir Flag1,NFLG,aend    ;not negative, do normal exit
3053      ;      ldd Msbb      ;get result
3054      ;      come
3055      ;      comb
30 3056      ;      addd #1      ;two's compliment negation
3057      ;      bra aend ;clean exit
3058
3059 FF76 81 30      dchk:  cmpa #'0'      ;in range?
3060 FF78 2D 04      blt cend    ;too small
3061
3062 FF7A 81 39      cmpa #'9'
35 3063      ;      bgt cend ;too big, set carry
3064 FF7C 2F F6      ble aend ;ok ending
3065
3066 FF7E 0D      cand:  sec          ;return error code & next char in UC
3067 FF7F 39      hand:  rts
40 3068      ;**** end of hex_bin etc
3069      ;*****
3070      ; DUMP| print the state, CH 0-7 & Digin
3071      ;
3072      ;*****
45 3073 FF80      DUMP:
3074 FF80 BD FE 60      jsr |prompt    ;fresh line & prompt with Currul & ""
3075
3076 FF83 C6 07      ldab #7        ;starting here
3077 FF85 BD FB 92      ?dvs:  jsr DERIVE    ;compute the derivative data
3078

```

```

3079 FF88 5A          decb          ;count down
3080 FF89 2C FA      bge ?dvs          ;until done all
3081
3082 FF8B CE 00 60    idx #Anldat      ;Data stored here every OC1 int
3083 FF8E C6 10      ldab #16 ;length of string
5 3084 FF90 BD FE 88  jar PHMSG          ;print in hex (dump)
3085
3086 FF93 B6 10 03    ldaa PORTC          ;current digital values
3087 FF96 BD 3A      bar outb ;jar HOUTS      ;out + spe (dump)
3088
3089                ;using RTC for delay
10 3090 FF98 C6 04      ldab #SDRATE      ;get rate value
3091 FF9A CE 10 00    idx #REG          ;get the base
3092 FF9D 1D 25 BF    ?wrtc: bclr _TFLG2,X,$BF ;R/M/W knock down RTIF ($40)
3093 FFA0                ?cklp:
3094 FFA0 BD FF 21      jar IN_DQ          ;any keys? (dump)
3095
15 3096 FFA3 24 09      bcc ?srt ;yes, do em
3097
3098 FFA5 1F 25 40 F7  brclr _TFLG2,X,$40,?cklp ;hang around until RTIF high
3099
3100 FFA9 5A          decb          ;count out time
3101 FFAA 2E F1      bgt ?wrtc          ;hang around some more
20 3102
3103 FFAC 20 D2      bra DUMP          ;another time around
3104
3105                ;?srt: jar RTUSPH      ;check for escape or tune
3106 FFAE 81 1B      ?srt: cmpa #ESC          ;escape
25 3107 FFBD 26 CE      bne DUMP
3108
3109 FFB2 39          dend: rts
3110
3111                ;*****
3112                ;FLAGS| toggles various flag bits
3113 FFB3 8D 88      FLAGS: bar HEX_BIQ      ;get bit #
30 3114 FFB5 25 FB      bcs dend          ;no value, skip out
3115
3116 FFB7 CE 00 40    idx #Flag1          ;start here
3117                ; ldab Lsbb          ;get value
3118                ;; cmpb #16          ;upper limit
3119                ;; bhi dend ;too big (this covers negative too since unsigned)
35 3120                ; bmi dend          ;negative, so skip
3121
3122                ; cmpb #8          ;threshold for Flag2
3123                ; bit ?fig1 ;use as is
3124
3125                ; inx          ;point to Flag2
40 3126                ; cmpb #16          ;threshold for Flag3
3127                ; bit ?fig1 ;ok
3128
3129                ; inx          ;point to Flag3
3130                ;?fig1:
3131                ;18 ~ vs 12 v
45 3132 FFBA 96 45      ldaa Lsbb          ;get value
3133 FFBC 16          tab          ;copy
3134 FFBD 56          rorb          ;get highest 5 bits in position
3135 FFBE 56          rorb

```

```

3136 FFBF 56          rorb          ;upper limit with 4 flags
3137 FFC0 C1 04          cmpb #4          ;too big so skip out
3138 FFC2 22 EE          bhi dend
3139
5   3140 FFC4 3A          abx          ;index into Flags table
3141
3142 FFC5 16          tab          ;copy again
3143 FFC6 C4 07          andb #07          ;mask to remainder modulo 8
3144 FFC8 4F          cira          ;start empty
3145 FFC9 0D          sec          ;make a high bit
3146
10  3147 FFCA 49          ?alp: rla          ;shift across
3148 FFCB 5A          decb          ;count it
3149 FFCC 2C FC          bge ?alp ;until -1 (base 0)
3150
3151 FFCE A8 00          eora 0,x ;flip the bits into a
3152 FFD0 A7 00          stas 0,x ;and put back
15  3153 FFD2 7E FE AF          outb: jmp HOUTS          ;echo result & return (lprompt)
3154
3155
3156          ;*****
3157          ;TEST1: tests whatever
3158          ;*****
20  3159          ;TEST1:
3160          ;      inc SPDR          ;bump up spi data
3161          ;      ldy #100          ;preload this value
3162          ;      jsr w110 ;wait a bit
3163
3164          ;      ldx Flag1          ;getem both (DATA)
25  3165          ;      jsr HOUTC2          ;dumpem
3166
3167          ;      ldx #SPCR          ;SPI
3168          ;      ldab #3          ;length, prints all three SPI regs
3169          ;      jmp PHMSG          ;message
3170 FFD5
3171          ;      ldsa Anidat          ;get ch0 value
30  3172          ;      jmp LD_MOTOR          ;use it here
3173
3174          ;      jsr HEX_BIQ          ;get a value
3175          ;      ldsa Mabb
3176          ;      ber HOUTS          ;upper
3177          ;      ldsa Labb
35  3178          ;      jmp HOUT          ;print it and return
3179          ;page
3180
40  3180          ;*****
3181          ; HELP: print out screen of help info
3182          ;*****
3183          ;HELP: ldx #HLPMSG          ;Get pointer
3184          ;      jmp PMSG          ;Print help string & return
45  3185
3186          ;HLPMSG: db CR,LF
3187          ;      db "? Adj Dmp Entr Mdmp Tun Sav ^Ret ^Tst",CR,LF+$80
3188          ;page
50
55

```

```

3189          ;.....
3190          ;Interrupt Vectors
3191          ;.....
5   3192 FFD5          ABSOLUTE      ;absolute positions
3193          ; org $FFD2      ;reserved but we'll use the space
3194          ;RSTT: jmp START      ;unknow ints trap to here and cause restart
3195          ;....
3196 FFD6          org $FFD6
3197 FFD6 FDCB      dw SCIINT        ;FFD6 SCI int
3198 FFD8 FBC5      dw START         ;FFD8 SPI int
10  3199 FFDA FBC5      dw START         ;FFDA PA1
3200 FFDC FBC5      dw START         ;FFDC PAOV
3201 FFDE FBC5      dw START         ;FFDE TOI
3202
3203          ; org $FFE0
3204 FFE0 FBC5      dw START         ;FFE0 OCS int
15  3205 FFE2 FBC5      dw START         ;FFE2 OC4
3206 FFE4 FBC5      dw START         ;FFE4 OC3
3207 FFE6 FBC5      dw START         ;FFE6 OC2
3208 FFE8 F947      dw TIMINT        ;FFE8 OC1
3209 FFEA FBC5      dw START         ;FFEA IC3
3210 FFEC FBC5      dw START         ;FFEC IC2
20  3211 FFEE FBC5      dw START         ;FFEE IC1
3212
3213          ; org $FFF0
3214 FFF0 FBC5      dw START         ;FFF0 Real Time Int
3215 FFF2 FBC5      dw START         ;FFF2 Interrupt ReQuest
3216 FFF4 FE36      dw XRET          ;FFF4 XIRQ quick RTI
25  3217 FFF6 FBD6      dw ISTART        ;FFF6 SoftWare Int
3218 FFF8 FBD6      dw ISTART        ;FFF8 Illegal INStruction
3219 FFFA FBC5      dw START         ;FFFA Computer Operating Properly watchdog
3220 FFFC FBC5      dw START         ;FFFC CLock Monitor
3221 FFFE FBC5      dw START         ;FFFE power on RESET
3222
30  3223 0000          END            ;of real code

```

Lines Assembled : 3223

Assembly Errors: 0

Claims

1. In an above knee prosthesis (AKP) having upper and lower leg segments and a connecting knee joint, the improvement comprising:
 - a linear, hydraulic damper for separately and variably damping each of flexion and extension rotational movements of the knee joint;
 - electronic sensing means for measuring each of AKP knee angle and lower leg segment strain and emitting signals indicative thereof;
 - actuating means for adjusting the damper to vary damping of the knee joint in flexion and extension; and
 - programmed computer means for receiving the emitted signals from the sensing means and comparing them to stored threshold values which are indicative of pre-determined transition points selected for adjustment of at least one of flexion and extension damping, and, when the received signal values correlate with stored values, causing the actuating means to vary damping.
2. A method for controlling the knee joint of an above knee prosthesis having a knee joint, lower leg and ankle, comprising:
 - storing, in a computer memory, threshold values of lower leg strain and knee angle, which values are indicative of the knee joint bending in stance phase, of anterior positioning of the center of gravity of body weight relative to the ankle, and of swing phase, all in the course of a step along a level surface;
 - continuously sensing lower leg strain and knee angle during use of the prosthesis and producing

electronic signals corresponding thereto;

comparing the signals against the stored threshold values and, when the signals substantially correlate with threshold values, automatically altering the rate of rotation of the knee joint in one or both of flexion and extension, as required.

- 5
3. A bi-directional variable linear hydraulic damper for use in an above knee prosthesis, comprising:
- a hollow closed cylinder comprising end walls and a side wall forming a chamber for retaining hydraulic fluid, each end wall forming a rod opening;
 - a cylindrical hollow piston disposed in the cylinder chamber and adapted to slide longitudinally therein, said piston having axial rods extending through the rod openings in sealed engagement with the cylinder;
 - said piston carrying an exterior circumferential seal ring between its ends, said seal ring being in sealing relationship with the cylinder side wall, said piston being formed by end walls and a side wall, said piston forming a first aperture through its wall above the seal ring and a second aperture through its wall below the seal ring;
 - a first one way check valve controlling the first aperture for enabling ingress of fluid into the piston chamber from the first end of the cylinder chamber;
 - a second one way check valve controlling the second aperture for enabling ingress of fluid into the piston chamber from the second end of the cylinder chamber;
 - a first pair of diametrically opposed ports extending through the piston side wall adjacent its first end, on one side of the seal ring;
 - a second pair of diametrically opposed ports extending through the piston side wall adjacent its second end, on the other side of the seal ring; and
 - valve means for progressively reducing or increasing the effective area available for fluid flow of the first ports and separately progressively reducing or increasing the effective area available for fluid flow of the second ports.

4. In an above knee prosthesis (AKP) for use by a human user, said AKP having upper and lower leg segments, a knee joint connecting the segments, and a foot attached to the base of the lower leg segment, the improvement comprising:
- means, pivotally connected with the leg segments, for separately and variably damping each of flexion and extension rotational movements of the knee joint;
 - electronic sensing means for monitoring AKP knee angle and position of the center of gravity of the user's body relative to the AKP foot and emitting signals indicative thereof;
 - actuating means for adjusting the damping means to vary damping of the knee joint; and
 - programmed computer means for receiving the emitted signals from the sensing means and continuously establishing from said signals the state of the AKP in the course of a movement and activating the actuating means to vary damping to substantially simulate natural knee action.

5. The improvement as set forth in claim 4 wherein the damping means comprises:
- a pair of closed chambers for containing hydraulic fluid,
 - means, connected to the leg segments and forming two passageways connecting the chambers, for moving fluid from one chamber to the other through one of the passageways when the leg segments are moving together and through the other of the passageways when the leg segments are moving apart, and
 - means for regulating the flow of fluid through each passageway;
 - said actuating means being adapted to adjust the regulating means to vary damping of the knee joint.

6. The improvement as set forth in claim 4 wherein the damping means is a bi-directional variable linear hydraulic damper comprising:
- a hollow closed cylinder comprising end walls and a side wall forming a chamber for retaining hydraulic fluid;
 - a cylindrical hollow piston disposed in the cylinder chamber and adapted to slide longitudinally therein;
 - said piston carrying an exterior circumferential seal ring between its ends, said seal ring being in sealing relationship with the cylinder side wall, said piston being formed by end walls and a side wall, said piston forming a first aperture through its wall above the seal ring and a second aperture through

its wall below the seal ring, said piston dividing the cylinder chamber into closed first and second end chambers;

a first one way check valve controlling the first aperture for enabling ingress of fluid into the piston chamber from the first end chamber;

a second one way check valve controlling the second aperture for enabling ingress of fluid into the piston chamber from the second end chamber;

a first pair of diametrically opposed ports extending through the piston side wall adjacent its first end, on one side of the seal ring;

a second pair of diametrically opposed ports extending through the piston side wall adjacent its second end, on the other side of the seal ring; and

valve means for progressively reducing or increasing the effective area available for fluid flow of the first ports and separately progressively reducing or increasing the effective area available for fluid flow of the second ports;

said actuating means being adapted to adjust the valve means to vary damping of the knee joint.

7. The improvement as set forth in claim 4 wherein the programmed computer means is adapted to compare the emitted signals against stored threshold values indicative of transition points between states of a repetitive movement of the AKP and, when the signals substantially correlate with threshold values, to alter the rate of rotation of the knee joint in one of or both of flexion and extension.

8. The improvement as set forth in claim 7 wherein the stored threshold values are selected from the group consisting of the absolute and derivative values of knee angle and the position of the center of gravity of the user's body relative to the AKP foot, the duration from the last transition point and the possible future states in the course of the movement.

9. The improvement as set forth in claim 8 wherein:
the sensing means for monitoring the position of the center of gravity of the user's body relative to the AKP foot consists of means for monitoring lower leg strain.

10. The improvement as set forth in claim 6 wherein the programmed computer means is adapted to compare the emitted signals against stored threshold values indicative of transition points between states of a repetitive movement of the AKP and, when the signals substantially correlate with threshold values, to alter the rate of rotation of the knee joint in one of or both of flexion and extension.

11. The improvement as set forth in claim 10 wherein the stored threshold values are selected from the group consisting of the absolute and derivative values of knee angle and the position of the center of gravity of the user's body relative to the AKP foot, the duration from the last transition point and the possible future states in the course of the movement.

12. The improvement as set forth in claim 11 wherein:
the sensing means for monitoring the position of the center of gravity of the user's body relative to the AKP foot consists of means for monitoring lower leg strain.




Fig. 1.




Fig. 2.




Fig. 3.




Fig. 5.

Fig. 4a.






Fig. 6.








Fig. 7.





Fig. 7a.

Fig. 8.






Fig. 8a.





Fig. 9.

Fig. 10.







Fig. 11.

Fig. 12.






Fig. 12a.




Fig. 13.




Fig.14.




Fig. 16.




Fig. 17.




Fig. 18.




Fig. 19.




Fig. 20.




Fig. 21.




Fig. 22.




Fig. 23.





Fig. 24.






Fig. 25.




Fig. 26.





Fig. 27.

Fig. 29.






Fig. 30.




Fig. 31.




Fig. 32.

Fig. 33.

The core of the program is the Timer Interrupt Service Routine.
Every 20 milliseconds the timer interrupts and...

Timer Interrupt: (TimeInt @ 20 millisecond intervals)
Get new A/D values into FIFO (first in, first out), discarding oldest values.
Generate any required output to actuators.
IF stop timer running, count down. On time-out, set halt flag, force battery cut-off rule to fire.
IF Beep command active, execute time-outs as required, turn Beeper on/off.
IF forced rule active, count down time. On time-out, force rule, goto END_OF_SCAN.
IF not halted or not scanning already, scan rule table for executable rules.
END_OF_SCAN: Return from timer interrupt

Scan: (of rules)

For each active rule in MODE bit field
IF rule preconditions exist and are met
AND If digital conditions exist and are met
AND If analog conditions exist and are met
THEN fire rule, exit loop. (only one rule fires per timer interrupt).

FireRule:


IF rule number not inhibited THEN generate required output.
(Digital, Analog, Pulse, Mode change, Subroutine, Beep etc)
Output current rule number to SPI port to permit external D/A monitoring of state changes.
If a Forced Time exists, update FRCTIM counter.
If rule is not special case (#0), update current rule value in memory.
(for rule precondition tests).


A standard implementation of circular buffers is used for interrupt driven input and output via a serial communications port on the microprocessor.
On each serial communications interrupt...

SERIAL INTERRUPT:

IF Receiver Interrupt THEN
WHILE we do not have space in the input circular buffer, WAIT.
Enque the received character, update in_pointer & counter.
ELSEIF
Transmitter Interrupt THEN
IF we have a character to send, send it, update out_pointer & counter.
ELSE
turn off transmitter interrupt since nothing left to send.
Return from SERIAL INTERRUPT

Fig. 34.







Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) Publication number:

0 549 855 A3

(12)

EUROPEAN PATENT APPLICATION

(21) Application number: 92115676.6

(51) Int. Cl.⁵: **A61F 2/64**, A61F 2/68

(22) Date of filing: 12.09.92

(30) Priority: 05.12.91 US 804264

(43) Date of publication of application:
07.07.93 Bulletin 93/27

(84) Designated Contracting States:
**AT BE CH DE DK ES FR GB GR IE IT LI LU NL
PT SE**

(89) Date of deferred publication of the search report:
20.10.93 Bulletin 93/42

(71) Applicant: **Otto Bock Orthopädische Industrie
Besitz- und
Verwaltungs-Kommanditgesellschaft
Industriestrasse
D-37115 Duderstadt(DE)**


(72) Inventor: **James, Kelvin B.
7955 - 98 Avenue
Edmonton, Alberta T6A 0B5(CA)**

(74) Representative: **Gramm, Werner, Prof.
Dipl.-Ing. et al
Patentanwälte Gramm + Lins
Theodor-Heuss-Strasse 1
D-38122 Braunschweig (DE)**

(54) **System for controlling artificial knee joint action in an above knee prosthesis.**

(57) This invention relates to an above knee prosthesis which employs a hydraulic damper to passively regulate the angular velocity or rotation of the artificial knee joint. A programmed microprocessor recognizes common gait patterns from information received from strain and knee angle sensors on the prosthesis. The microprocessor reacts at various transition points in the gait by activating a motor which in turn adjusts a valve assembly in the damper. The valve assembly is capable of variably and separately damping the knee joint motion in each of flexion and extension at the same time. Gait is improved because of the improved extent of control of knee action. In addition, distinct routines such as stair descending and sitting down can also be practised.

Fig. 4a.



EP 0 549 855 A3



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number

EP 92 11 5676

DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.5)
D,A	FR-A-2 623 086 (ADCRO) * claims 1,2,6; figure 2 *	1,2	A 61 F 2/64 A 61 F 2/68
A	GB-A-2 216 426 (KABUSHIKI KAISHA KOBE SEIKO SHO) * page 10, line 3 - line 21; figure 3; page 13, line 7 - page 14, line 25 *	1,2,4	
A	INTERNATIONAL JOURNAL OF ELECTRONICS vol. 64, no. 4, 1988, LONDON pages 649 - 656 CHITORE ET AL. 'DIGITAL ELECTRONIC CONTROLLER FOR ABOVE KNEE LEG PROSTHESES'	1,2,4	
	* the whole document *		
A	GB-A- 826 314 (MAUCH) * claims 1,7; figures 1,2 *	1	
A	US-A-2 561 370 (HENSCHKE ET AL.) * claim 1; figures 1,3 *	1	
The present search report has been drawn up for all claims			
Place of search		Date of completion of the search	Examiner
BERLIN		25-03-1993	KANAL P K
CATEGORY OF CITED DOCUMENTS			
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document			
T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons			
A : member of the same patent family, corresponding document			

TECHNICAL FIELDS
SEARCHED (Int. Cl.5)

A 61 F



European Patent
Office

EP92115676

CLAIMS INCURRING FEES

The present European patent application comprised at the time of filing more than ten claims.

- ☐ All claims fees have been paid within the prescribed time limit. The present European search report has been drawn up for all claims.
- ☐ Only part of the claims fees have been paid within the prescribed time limit. The present European search report has been drawn up for the first ten claims and for those claims for which claims fees have been paid, namely claims:
- ☐ No claims fees have been paid within the prescribed time limit. The present European search report has been drawn up for the first ten claims.

X LACK OF UNITY OF INVENTION

The Search Division considers that the present European patent application does not comply with the requirement of unity of invention and relates to several inventions or groups of inventions, namely:

1. Claims 1,2,4-12: Knee prosthesis and method for controlling the knee joint.
2. Claim 3: Hydraulic damper

- ☐ All further search fees have been paid within the fixed time limit. The present European search report has been drawn up for all claims.
- ☐ Only part of the further search fees have been paid within the fixed time limit. The present European search report has been drawn up for those parts of the European patent application which relate to the inventions in respect of which search fees have been paid, namely claims:
- ☒ None of the further search fees has been paid within the fixed time limit. The present European search report has been drawn up for those parts of the European patent application which relate to the invention first mentioned in the claims, namely claims:
- 1,2,4-12